DataSheet.jp

IS82C87H の電気的特性と機能

IS82C87HのメーカーはIntersil Corporationです、この部品の機能は「CMOS Octal Inverting Bus Transceiver」です。


製品の詳細 ( Datasheet PDF )

部品番号 IS82C87H
部品説明 CMOS Octal Inverting Bus Transceiver
メーカ Intersil Corporation
ロゴ Intersil Corporation ロゴ 




このページの下部にプレビューとIS82C87Hダウンロード(pdfファイル)リンクがあります。
Total 8 pages

No Preview Available !

IS82C87H Datasheet, IS82C87H PDF,ピン配置, 機能
82C87H
March 1997
CMOS Octal Inverting Bus Transceiver
Features
Description
• Full Eight Bit Bi-Directional Bus Interface
• Industry Standard 8287 Compatible Pinout
• High Drive Capability
- B Side IOL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
- A Side IOL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12mA
• Three-State Inverting Outputs
• Propagation Delay . . . . . . . . . . . . . . . . . . . . . 35ns Max.
• Gated Inputs
- Reduce Operating Power
- Eliminate the Need for Pull-Up Resistors
• Single 5V Power Supply
• Low Power Operation . . . . . . . . . . . . . . . ICCSB = 10µA
• Operating Temperature Range
- C82C87H . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to +70oC
- I82C87H . . . . . . . . . . . . . . . . . . . . . . . . -40oC to +85oC
- M82C87H . . . . . . . . . . . . . . . . . . . . . . -55oC to +125oC
The Intersil 82C87H is a high performance CMOS Octal
Transceiver manufactured using a self-aligned silicon gate
CMOS process (Scaled SAJI IV). The 82C87H provides a full
eight-bit bi-directional bus interface in a 20 pin package. The
Transmit (T) control determines the data direction. The active
low output enable (OE) permits simple interface to the
80C86, 80C88 and other microprocessors. The 82C87H has
gated inputs, eliminating the need for pull-up/pull-down resis-
tors and reducing overall system operating power dissipation.
The 82C87H provides inverted data at the outputs.
Ordering Information
PART NUMBERS
5MHz
8MHz
PACK-
AGE
TEMP.
RANGE
PKG.
NO.
CP82C87H-5 CP82C87H 20 Ld
PDIP
IP82C87H-5 IP82C87H
0oC to +70oC E20.3
-40oC to +85oC E20.3
CS82C87H-5 CS82C87H 20 Ld
PLCC
IS82C87H-5 IS82C87H
0oC to +70oC N20.35
-40oC to +85oC N20.35
CD82C87H-5 CD82C87H 20 Ld
0oC to +70oC F20.3
CERDIP
ID82C87H-5 ID82C87H
-40oC to +85oC F20.3
MD82C87H-5/B
-
-55oC to
+125oC
F20.3
5962-
8757702RA
- SMD #
F20.3
MR82C87H-5/B - 20 Pad -55oC to J20.A
CLCC
+125oC
5962-
87577022A
- SMD #
J20.A
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
4-325
File Number 2978.1

1 Page





IS82C87H pdf, ピン配列
82C87H
Functional Diagram
Decoupling Capacitors
The transient current required to charge and discharge the
A0 300pF load capacitance specified in the 82C86H/87H data
B0 sheet is determined by:
A1 B1 I = CL(dv dt)
(EQ. 4)
A2 B2
Assuming that all outputs change state at the same time and
A3 B3 that dv/dt is constant;
A4
A5
B4
B5
I = CL(--V-----C----t-C-R-----×----t-8-F--0----%------)
(EQ. 5)
A6 B6 where tR = 20ns, VCC = 5.0V, CL = 300pF on each eight out-
puts.
A7 B7
I = (80 × 300 × 1012) × (5.0V × 0.8) ⁄ (20 × 109)
(EQ. 6)
= 480mA
OE
T
Gated Inputs
During normal system operation of a latch, signals on the
bus at the device inputs will become high impedance or
make transitions unrelated to the operation of the latch.
These unrelated input transitions switch the input circuitry
and typically cause an increase in power dissipation in
CMOS devices by creating a low resistance path between
VCC and GND when the signal is at or near the input switch-
ing threshold. Additionally, if the driving signal becomes high
impedance (“float” condition), it could create an indetermi-
nate logic state at the inputs and cause a disruption in
device operation.
The Intersil 82C8X series of bus drivers eliminates these
conditions by turning off data inputs when data is latched
(STB = logic zero for the 82C82/83H) and when the device is
disabled (OE = logic one for the 82C87H/87H). These gated
inputs disconnect the input circuitry from the VCC and
ground power supply pins by turning off the upper P-Chan-
nel and lower N-Channel (See Figures 1 and 2). No current
flow from VCC to GND occurs during input transitions and
invalid logic states from floating inputs are not transmitted.
The next stage is held to a valid logic level internal to the
device.
D.C. input voltage levels can also cause an increase in ICC if
these input levels approach the minimum VIH or maximum
VIL conditions. This is due to the operation of the input cir-
cuitry in its linear operating region (partially conducting
state). The 82C8X series gated inputs mean that this condi-
tion will occur only during the time the device is in the trans-
parent mode (STB = logic one). ICC remains below the
maximum ICC standby specification of 10µA during the time
inputs are disabled, thereby greatly reducing the average
power dissipation of the 82C8X series devices.
This current spike may cause a large negative voltage spike on
VCC which could cause improper operation of the device. To fil-
ter out this noise, it is recommended that a 0.1µF ceramic disc
capacitor be placed between VCC and GND at each device,
with placement being as near to the device as possible.
STB
DATA IN
VCC
VCC
P
P
N
P
INTERNAL
DATA
N
N
FIGURE 3. 82C82/83H
VCC
OE
DATA IN
P
P
INTERNAL
DATA
VCC
N
P
N
N
FIGURE 4. 82C86H/87H GATED INPUTS
4-327


3Pages


IS82C87H 電子部品, 半導体
Test Load Circuits
TIVOV LOAD CIRCUIT
2.36V
OUTPUT
100pF
(SEE NOTE)
160
TEST
POINT
82C87H
A SIDE OUTPUTS
TELOV OUTPUT HIGH
ENABLE LOAD CIRCUIT
TELOV OUTPUT LOW
ENABLE LOAD CIRCUIT
1.5V
1.5V
OUTPUT
100pF
(SEE NOTE)
375
TEST
POINT
OUTPUT
100pF
(SEE NOTE)
91
TEST
POINT
TEHOZ OUTPUT LOW/HIGH
DISABLE LOAD CIRCUIT
2.36V
OUTPUT
50pF
(SEE NOTE)
160
TEST
POINT
TIVOV LOAD CIRCUIT
2.27V
OUTPUT
300pF
(SEE NOTE)
91
TEST
POINT
B SIDE OUTPUTS
TELOV OUTPUT HIGH
ENABLE LOAD CIRCUIT
TELOV OUTPUT LOW
ENABLE LOAD CIRCUIT
1.5V
1.5V
OUTPUT
300pF
(SEE NOTE)
180
TEST
POINT
OUTPUT
300pF
(SEE NOTE)
51
TEST
POINT
TEHOZ OUTPUT LOW/HIGH
DISABLE LOAD CIRCUIT
2.27V
OUTPUT
50pF
(SEE NOTE)
91
TEST
POINT
NOTE: Includes jig and stray capacitance.
Burn-In Circuits
R1
F2 1
R1
F2 2
R1
F2 3
R1
F2 4
R1
F2 5
R1
F2 6
R1
F2 7
R1
F2 8
R1
9
10
MD82C87H CERDIP
VCC
20
19
18
17
16
C1
A
A
A
A
15 A
14 A
13 A
A
12 A
R1
11 VCC
VCC
R2
R3
4-330

6 Page



ページ 合計 : 8 ページ
 
PDF
ダウンロード
[ IS82C87H データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
IS82C87H

CMOS Octal Inverting Bus Transceiver

Intersil Corporation
Intersil Corporation
IS82C87H-5

CMOS Octal Inverting Bus Transceiver

Intersil Corporation
Intersil Corporation


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap