PDF IS61SP25618-150TQ Data sheet ( Hoja de datos )

Número de pieza	IS61SP25618-150TQ
Descripción	256K x 16/ 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM
Fabricantes	Integrated Silicon Solution Inc
Logotipo
Hay una vista previa y un enlace de descarga de IS61SP25618-150TQ (archivo pdf) en la parte inferior de esta página. Total 15 Páginas
No Preview Available ! IS61SP25616 IS61SP25618 256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM ISSI® APRIL 2001 FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Pentium™ or linear burst sequence control using MODE input • Three chip enables for simple depth expansion and address pipelining • Common data inputs and data outputs • JEDEC 100-Pin TQFP and 119-pin PBGA package • Single +3.3V, +10%, -5% power supply • Power-down snooze mode DESCRIPTION The ISSI IS61SP25616 and IS61SP25618 is a high-speed synchronous static RAM designed to provide a burstable, high-performance memory for high speed networking and communication applications. It is organized as 262,144 words by 16 bits and 18 bits, fabricated with ISSI's advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input. Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs. Separate byte enables allow individual bytes to be written. BW1 controls DQ1-8, BW2 controls DQ9-16, conditioned by BWE being LOW. A LOW on GW input would cause all bytes to be written. Bursts can be initiated with either ADSP (Address Status Processor) or ADSC (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the ADV (burst address advance) input pin. The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating. FAST ACCESS TIME Symbol tKQ tKC Parameter Clock Access Time Cycle Time Frequency -166 3.5 6 166 -150 -133 3.8 4 6.7 7.5 150 133 -5 Units 5 ns 10 ns 100 MHz ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc. Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. A 04/17/01 1 1 page IS61SP25616 IS61SP25618 ISSI ® TRUTH TABLE Operation Address Used CE CE2 CE2 ADSP ADSC ADV WRITE OE DQ Deselected, Power-down None H X X X L X X X High-Z Deselected, Power-down None L X H L X X X X High-Z Deselected, Power-down None L L X L X X X X High-Z Deselected, Power-down None X X H H L X X X High-Z Deselected, Power-down None X L X H L X X X High-Z Read Cycle, Begin Burst External L H L L X X X X Q Read Cycle, Begin Burst External L H L H L X Read X Q Write Cycle, Begin Burst External L H L H L X Write X D Read Cycle, Continue Burst Next X X X H H L Read L Q Read Cycle, Continue Burst Next X X X H H L Read H High-Z Read Cycle, Continue Burst Next HXXXH L Read L Q Read Cycle, Continue Burst Next HXXXH L Read H High-Z Write Cycle, Continue Burst Next X X X H H L Write X D Write Cycle, Continue Burst Next H X X X H L Write X D Read Cycle, Suspend Burst Current X X X H H H Read L Q Read Cycle, Suspend Burst Current X X X H H H Read H High-Z Read Cycle, Suspend Burst Current H X X X H H Read L Q Read Cycle, Suspend Burst Current H X X X H H Read H High-Z Write Cycle, Suspend Burst Current X X X H H H Write X D Write Cycle, Suspend Burst Current H X X X H H Write X D PARTIAL TRUTH TABLE Function Read Read Write Byte 1 Write All Bytes Write All Bytes GW BWE HH HL HL HL LX BW1 X H L L X BW2 X H H L X Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. A 04/17/01 5 5 Page IS61SP25616 IS61SP25618 ISSI ® WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range) Symbol tKC(1) tKH(1) tKL(1) tAS(1) tSS(1) tWS(1) tDS(1) tCES(1) tAVS(1) tAH(1) tSH(1) tDH(1) tWH(1) tCEH(1) tAVH(1) Parameter Cycle Time Clock High Time Clock Low Time Address Setup Time Address Status Setup Time Write Setup Time Data In Setup Time Chip Enable Setup Time Address Advance Setup Time Address Hold Time Address Status Hold Time Data In Hold Time Write Hold Time Chip Enable Hold Time Address Advance Hold Time Note: 1. Tested with load in Figure 1. -166 Min. Max. 6— 2.4 — 2.4 — 2— 2— 2— 2— 2— 2— 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — -150 Min. Max. 6.7 — 2.6 — 2.6 — 2— 2— 2— 2— 2— 2— 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — -133 Min. Max. 7.5 — 2.8 — 2.8 — 2— 2— 2— 2— 2— 2— 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — -5 Min. Max. 10 — 4— 4— 2— 2— 2— 2— 2— 2— 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — 0.5 — Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. A 04/17/01 11 11 Page

Páginas	Total 15 Páginas
PDF Descargar	[ Datasheet IS61SP25618-150TQ.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
IS61SP25618-150TQ	256K x 16/ 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM	Integrated Silicon Solution Inc
IS61SP25618-150TQI	256K x 16/ 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM	Integrated Silicon Solution Inc

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar