DataSheet.jp

ispGDS14-7P の電気的特性と機能

ispGDS14-7PのメーカーはLattice Semiconductorです、この部品の機能は「in-system programmable Generic Digital SwitchTM」です。


製品の詳細 ( Datasheet PDF )

部品番号 ispGDS14-7P
部品説明 in-system programmable Generic Digital SwitchTM
メーカ Lattice Semiconductor
ロゴ Lattice Semiconductor ロゴ 




このページの下部にプレビューとispGDS14-7Pダウンロード(pdfファイル)リンクがあります。

Total 8 pages

No Preview Available !

ispGDS14-7P Datasheet, ispGDS14-7P PDF,ピン配置, 機能
Features
• HIGH-SPEED SWITCH MATRIX
— 7.5 ns Maximum Propagation Delay
— Typical Icc = 25 mA
— UltraMOS® Advanced CMOS Technology
• FLEXIBLE I/O MACROCELL
— Any I/O Pin Can be Input, Output, or Fixed
TTL High or Low
— Programmable Output Polarity
— Multiple Outputs Can be Driven by One Input
• IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)
— Programming Time of Less Than One Second
— 4-Wire Programming Interface
— Minimum 10,000 Program/Erase Cycles
• E2 CELL TECHNOLOGY
— Non-Volatile Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
• APPLICATIONS INCLUDE:
— Software-Driven Hardware Configuration
— Multiple DIP Switch Replacement
— Software Configuration of Add-In Boards
— Configurable Addressing of I/O Boards
— Multiple Clock Source Selection
— Cross-Matrix Switch
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
ispGDS22/18/14
in-system programmable
Generic Digital SwitchTM
Functional Block Diagram (ispGDS22)
A0 I/O Cell
A1 I/O Cell
A2 I/O Cell
A3 I/O Cell
A4 I/O Cell
A5 I/O Cell
A6 I/O Cell
A7 I/O Cell
A8 I/O Cell
A9 I/O Cell
A10 I/O Cell
PROGRAMMABLE
SWITCH MATRIX
I/O Cell
Switch
Matrix
Bank B
Closed only when C0=1 and C1=0
Vcc 4:1 MUX
01
10
11
00
C0
C2 C1
Description
The Lattice Semiconductor ispGDS™ family is an ideal solution
for reconfiguring system signal routing or replacing DIP switches
used for feature selection. With today’s demands for customer
ease of use, there is a need for hardware which is easily
reconfigured electronically without dismantling the system. The
ispGDS devices address this challenge by replacing conventional
switches with a software configurable solution. Since each I/O pin
can be set to an independent logic level, the ispGDS devices can
replace most DIP switch functions with about half the pin count,
and without the need for additional pull-up resistors. In addition
to DIP switch replacement, the ispGDS devices are useful as
signal routing cross-matrix switches. This is the only non-volatile
device on the market which can provide this flexibility.
With a maximum tpd of 7.5ns, and a typical active Icc of only 25
mA, these devices provide maximum performance at very low
power levels. The ispGDS devices may be programmed in-sys-
tem, using 5 volt only signals, through a simple 4-wire program-
ming interface. The ispGDS devices are manufactured using
Lattice Semiconductor’s advanced non-volatile E2CMOS process
which combines CMOS with Electrically Erasable (E2) floating gate
technology. High speed erase times (<100ms) allow the devices
to be reprogrammed quickly and efficiently.
Each I/O macrocell can be configured as an input, an inverting
or non-inverting output, or a fixed TTL high or low output. Any
I/O pin can be driven by any other I/O pin in the opposite bank.
A single input can drive one or more outputs in the opposite bank,
allowing a signal (such as a clock) to be distributed to multiple des-
tinations on the board, under software control. The I/Os accept
and drive TTL voltage levels.
Unique test circuitry and reprogrammable cells allow complete
AC, DC, and functional testing during manufacture. As a result,
Lattice Semiconductor is able to deliver 100% field programma-
bility and functionality of all Lattice Semiconductor products. In
addition, 10,000 erase/write cycles and data retention in excess
of 20 years are specified.
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268--8037; http://www.latticesemi.com
July 1997
ispgds_02

1 Page





ispGDS14-7P pdf, ピン配列
Pin Configuration
Specifications ispGDS
28-Pin DIP
A0
A1
A2
SDI
A3
A4
Vcc
A5
A6
A7
MODE
A8
A9
A10
1 28 B0
B1
B2
SDO
ispGDS
22
7
B3
B4
B5
21 GND
B6
B7
SCLK
B8
B9
14 15 B10
24-Pin DIP
A0 1
A1
A2
24 B0
B1
B2
SDI
ispGDS
A3 18
Vcc 6
SDO
B3
B4
A4 18 GND
A5 B5
MODE
SCLK
A6 B6
A7 B7
A8 12
13 B8
20-Pin DIP
A0 1
20 B0
A1 B1
A2 B2
SDI
ispGDS
Vcc 5 14
SDO
B3
A3 15 GND
MODE
SCLK
A4 B4
A5 B5
A6 10
11 B6
28-Pin PLCC
4 2 28
A3 5
A4
Vcc 7
A5
A6 9
ispGDS22
A7
MODE 11
12 14 16
26
25 SDO
B3
23 B4
B5
21
19
18
GND
B6
B7
20-Pin PLCC
A2 A1 A0 B0 B1
2 20
SDI 4
18 B2
Vcc
A3 6
SDO
ispGDS14 16 B3
MODE
GND
A4 8
10
12
A5 A6 B6 B5
14 SCLK
B4
3


3Pages


ispGDS14-7P 電子部品, 半導体
Specifications ispGDS
Absolute Maximum Ratings(1)
Supply voltage V ........................................ .5 to +7V
CC
Input voltage applied .......................... 2.5 to VCC +1.0V
Off-state output voltage applied ......... 2.5 to VCC +1.0V
Storage Temperature ................................ 65 to 150°C
Ambient Temperature with
Power Applied ........................................... 55 to 125°C
1. Stresses above those listed under the Absolute Maximum
Ratingsmay cause permanent damage to the device. These
are stress only ratings and functional operation of the device
at these or at any other conditions above those indicated in
the operational sections of this specification is not implied
(while programming, follow the programming specifications).
Recommended Operating Cond.
Commercial Devices:
Ambient Temperature (TA) ............................... 0 to 75°C
Supply voltage (VCC)
with Respect to Ground ..................... +4.75 to +5.25V
DC Electrical Characteristics
Over Recommended Operating Conditions (Unless Otherwise Specified)
SYMBOL PARAMETER
CONDITION
MIN. TYP.2 MAX. UNITS
VIL
VIH
IIL
IIH
VOL
VOH
IOL
Input Low Voltage
Input High Voltage
Input or I/O Low Leakage Current
Input or I/O High Leakage Current
Output Low Voltage
Output High Voltage
Low Level Output Current
0V VIN VIL (MAX.)
3.5V VIN VCC
IOL = MAX. Vin = VIL or VIH
IOH = MAX. Vin = VIL or VIH
IOH
IOS1
High Level Output Current
Output Short Circuit Current
VCC = 5V VOUT = 0.5V TA = 25°C
COMMERCIAL
ISB Standby Power
Inputs = 0V Outputs open
L-7
Supply Current
ICC Operating Power VIL = 0.5V VIH = 3.0V
Supply Current
ftoggle = 15MHz Outputs Open
L -7
Vss 0.5
2.0
2.4
30
15
25
0.8
Vcc+1
10
10
0.5
8
3.2
130
25
40
V
V
µA
µA
V
V
mA
mA
mA
mA
mA
1) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester
ground degradation. Characterized but not 100% tested.
2) Typical values are at Vcc = 5V and TA = 25 °C
Capacitance (TA = 25°C, f = 1.0 MHz)
SYMBOL
PARAMETER
CI/O I/O Capacitance (as input or output)
*Characterized but not 100% tested.
MAXIMUM* UNITS
8 pF
TEST CONDITIONS
VCC = 5.0V, VI = 2.0V
6

6 Page



ページ 合計 : 8 ページ
 
PDF
ダウンロード
[ ispGDS14-7P データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
ispGDS14-7J

in-system programmable Generic Digital SwitchTM

Lattice Semiconductor
Lattice Semiconductor
ispGDS14-7P

in-system programmable Generic Digital SwitchTM

Lattice Semiconductor
Lattice Semiconductor


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap