|
|
74AC10MのメーカーはSTMicroelectronicsです、この部品の機能は「TRIPLE 3-INPUT NAND GATE」です。 |
部品番号 | 74AC10M |
| |
部品説明 | TRIPLE 3-INPUT NAND GATE | ||
メーカ | STMicroelectronics | ||
ロゴ | |||
このページの下部にプレビューと74AC10Mダウンロード(pdfファイル)リンクがあります。 Total 7 pages
74AC10
TRIPLE 3-INPUT NAND GATE
PRELIMINARY DATA
s HIGH SPEED: tPD = 4 ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA = 25 oC
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
s 50Ω TRANSMISSION LINE DRIVING
CAPABILITY
B
(Plastic Package)
M
(Micro Package)
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 10
s IMPROVED LATCH-UP IMMUNITY
ORDER CODES :
74AC10B
74AC10M
wiring C2MOS technology. It is ideal for low
power applications mantaining high speed
operation similar to equivalent Bipolar Schottky
TTL.
The internal circuit is composed of 3 stages
including buffer output, which enables high noise
immunity and stable output.
DESCRIPTION
All inputs and outputs are equipped with
The AC10 is an advanced high-speed CMOS protection circuits against static discharge, giving
TRIPLE 3-INPUT NAND GATE fabricated with themwww.DataSheet4U.com 2KV ESD immunity and transient excess
sub-micron silicon gate and double-layer metal voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
May 1997
1/7
1 Page 74AC10
DC SPECIFICATIONS
Symbol
P ar ame te r
Test Conditions
V CC
(V)
Value
TA = 25 oC
-40 to 85 oC
Min. Typ. Max. Min. Max.
VIH High Level Input Voltage
3.0
4.5
VO = 0.1 V or
VCC - 0.1 V
2.1 1.5
3.15 2.25
2.1
3.15
5.5
3.85 2.75
3.85
VIL Low Level Input Voltage
3.0
4.5
VO = 0.1 V or
VCC - 0.1 V
1.5 0.9
2.25 1.35
0.9
1.35
5.5
2.75 1.65
1.65
VOH High Level Output
Voltage
VOL Low Level Output
Voltage
II Input Leakage Current
3.0
IO=-50 µA 2.9 2.99
2.9
4.5
V
(*)
I
=
IO=-50 µA
4.4
4.49
5.5 VIH or IO=-50 µA 5.4 5.49
3.0 VIL IO=-12 mA 2.56
4.4
5.4
2.46
4.5 IO=-24 mA 3.86
3.76
5.5 IO=-24 mA 4.86
4.76
3.0
IO=50 µA
0.002 0.1
0.1
4.5
V
(*)
I
=
IO=50 µA
5.5 VIH or IO=50 µA
3.0 VIL IO=12 mA
0.001
0.001
0.1
0.1
0.36
0.1
0.1
0.44
4.5 IO=24 mA
0.36 0.44
5.5 IO=24 mA
0.36 0.44
5.5 VI = VCC or GND
±0.1 ±1
ICC Quiescent Supply
Current
5.5 VI = VCC or GND
4 40
IOLD Dynamic Output Current 5.5 VOLD = 1.65 V max
IOHD (note 1, 2)
VOHD = 3.85 V min
1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.
(*) All outputs loaded.
75
-75
Unit
V
V
V
V
µA
µA
mA
mA
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf =3 ns)
Symbol
P ar ame te r
tPLH Propagation Delay Time
tPHL
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5V ± 0.5V
Test Condition
V CC
(V)
3.3(*)
5.0(**)
Value
TA = 25 oC
-40 to 85 oC
Min. Typ. Max. Min. Max.
1.5 5.5 8.5 1 10.0
1.5 4 6 1 7
Unit
ns
CAPACITIVE CHARACTERISTICS
Symbol
P ar ame te r
Test Conditions
V CC
(V)
Value
TA = 25 oC
-40 to 85 oC
Min. Typ. Max. Min. Max.
Unit
CIN Input Capacitance
5.0
4.5 pF
CPD Power Dissipation
Capacitance (note 1)
5.0
25 pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to
Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/n (per circuit)
3/7
3Pages 74AC10
DIM.
A
a1
a2
b
b1
C
c1
D
E
e
e3
F
G
L
M
S
MIN.
0.1
0.35
0.19
8.55
5.8
3.8
4.6
0.5
SO-14 MECHANICAL DATA
mm
TYP.
0.5
1.27
7.62
MAX.
1.75
0.2
1.65
0.46
0.25
MIN.
0.003
0.013
0.007
45 (typ.)
8.75 0.336
6.2 0.228
4.0 0.149
5.3 0.181
1.27 0.019
0.68
8 (max.)
inch
TYP.
0.019
0.050
0.300
MAX.
0.068
0.007
0.064
0.018
0.010
0.344
0.244
0.157
0.208
0.050
0.026
P013G
6/7
6 Page | |||
ページ | 合計 : 7 ページ | ||
|
PDF ダウンロード | [ 74AC10M データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
74AC10 | TRIPLE 3-INPUT NAND GATE | STMicroelectronics |
74AC10 | Triple 3-Input NAND Gate | Fairchild Semiconductor |
74AC10 | Triple 3-Input NAND Gate | National Semiconductor |
74AC109 | Dual JK Positive Edge-Triggered Flip-Flop | Fairchild Semiconductor |