DataSheet.jp

AZ100LVEL16VRL の電気的特性と機能

AZ100LVEL16VRLのメーカーはETCです、この部品の機能は「ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable」です。


製品の詳細 ( Datasheet PDF )

部品番号 AZ100LVEL16VRL
部品説明 ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable
メーカ ETC
ロゴ ETC ロゴ 




このページの下部にプレビューとAZ100LVEL16VRLダウンロード(pdfファイル)リンクがあります。
Total 6 pages

No Preview Available !

AZ100LVEL16VRL Datasheet, AZ100LVEL16VRL PDF,ピン配置, 機能
ARIZONA MICROTEK, INC.
AZ100LVEL16VR
ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable
FEATURES
High Bandwidth for 1GHz
Similar Operation as AZ100EL16VO
Operating Range of 3.0V to 5.5V
Minimizes External Components
Selectable Enable Polarity and Threshold
(CMOS/TTL or PECL)
Available in a 3x3mm MLP Package
DESCRIPTION
PACKAGE AVAILABILITY
PACKAGE
MLP 16
MLP 16 T&R
MLP 16 T&R
DIE
PART NO.
AZ100LVEL16VRL
AZ100LVEL16VRLR1
AZ100LVEL16VRLR2
AZ100LVEL16VRX
MARKING
AZM16R
AZM16R
AZM16R
N/A
The AZ100LVEL16VR is a specialized oscillator gain stage with high gain output buffer including an enable.
The QHG/Q¯ HG outputs have a voltage gain several times greater than the Q/Q¯ outputs.
The AZ100LVEL16VR provides a selectable enable that allows continuous oscillator operation. See truth table
below for enable function. If Enable pull-up is desired in the CMOS mode, an external 20kresistor connecting
EN to VCC will override the on-chip pull-down resistor. The AZ100LVEL16VR also provides a VBB and 470
internal bias resistors from D to VBB and D¯ to VBB. The VBB pin can support 1.5mA sink/source current. Bypassing
VBB to ground with a 0.01 µF capacitor is recommended.
Outputs Q/Q¯ each have a selectable on-chip pull-down current source. See truth table below for current source
functions. External resistors may also be used to increase pull-down current to a maximum total of 25mA.
Outputs QHG/Q¯ HG each have an optional on-chip pull-down current source of 10mA. When pad/pin VEEP is left
open (NC), the output current sources are disabled and the QHG /Q¯ HG operate as standard PECL/ECL. When VEEP is
connected to VEE , the current sources are activated. The QHG /Q¯ HG pull-down current can be decreased, by using a
resistor to connect from VEEP to VEE.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
1630 S. STAPLEY DR., SUITE 125 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541
www.azmicrotek.com

1 Page





AZ100LVEL16VRL pdf, ピン配列
AZ100LVEL16VR
100K LVPECL DC Characteristics (VEE = GND, VCC = +3.3V)
Symbol
Characteristic
-40°C
Min Max
0°C
Min Max
25°C
Min Max
VOH
Output HIGH Voltage1,3
2255
2465
2305
2465
2305
2465
VOL
Output LOW Voltage1,3
1375
1745
1400
1655
1480
1680
Input HIGH Voltage
VIH
D/D¯ , EN (PECL)1
2135
2420
2135
2420
2135
2420
EN (CMOS/TTL)
2000
VCC
2000
VCC
2000
VCC
Input LOW Voltage
VIL
D/D¯ , EN (PECL)1
1490
1825
1490
1825
1490
1825
EN (CMOS/TTL) GND 800 GND 800 GND 800
VBB Reference Voltage1
1910
2050
1910
2050
1910
2050
IIL
Input LOW Current EN4
0.5
0.5
0.5
IIH Input HIGH Current EN4
150
150
150
IEE Power Supply Current2
48
48
48
1. For supply voltages other that 3.3V, use the ECL table values and ADD supply voltage value.
2. Specified with VEEP and CS-SEL open.
3. Specified with VEEP and CS-SEL connected to VEE.
4. Specified with EN-SEL open.
85°C
Min Max
2305
2465
1400
1680
2135
2000
2420
VCC
1490
GND
1910
0.5
1825
800
2050
150
54
Unit
mV
mV
mV
mV
mV
µA
µA
mA
100K PECL DC Characteristics (VEE = GND, VCC = +5.0V)
Symbol
Characteristic
-40°C
Min Max
0°C
Min Max
25°C
Min Max
VOH Output HIGH Voltage1,3
3955
4165
4005
4165
4005
4165
VOL Output LOW Voltage1,3
3075
3445
3100
3338
3100
3338
Input HIGH Voltage
VIH
D/D¯ , EN (PECL)1
3835
4120
3835
4120
3835
4120
EN (CMOS/TTL) 2000 VCC 2000 VCC 2000 VCC
Input LOW Voltage
VIL
D/D¯ , EN (PECL)1
3190
3525
3190
3525
3190
3525
EN (CMOS/TTL) GND 800 GND 800 GND 800
VBB Reference Voltage1
3610
3750
3610
3750
3610
3750
IIL
Input LOW Current EN4
0.5
0.5
0.5
IIH Input HIGH Current EN4
150
150
150
IEE Power Supply Current2
48 48
48
1. For supply voltages other that 5.0V, use the ECL table values and ADD supply voltage value.
2. Specified with VEEP and CS-SEL open.
3. Specified with VEEP and CS-SEL connected to VEE.
4. Specified with EN-SEL open.
85°C
Min Max
4005
4165
3100
3338
3835
2000
3190
GND
3610
0.5
4120
VCC
3525
800
3750
150
54
Unit
mV
mV
mV
mV
mV
µA
µA
mA
AC Characteristics (VEE = -3.0V to -5.5V; VCC = GND or VEE = GND; VCC = +3.0V to +5.5V)
Symbol
Characteristic
-40°C
0°C
25°C
85°C
Min Typ Max Min Typ Max Min Typ Max Min Typ Max
tPLH / tPHL
Propagation Delay
D to Q/Q¯ Outputs1
(SE)
400
400
400
430
D to QHG/Q¯ HG Outputs1 (SE)
550
550
550
630
tSKEW
Duty Cycle Skew2 (SE)
5 20
5 20
5 20
5 20
VPP (AC) Minimum Input Swing3
80
80
80
80
tr / tf
Output Rise/Fall Times1
(20% - 80%)
100
260 100
260 100
260 100
260
1. Output specified with VEEP and CS-SEL connected to VEE with an AC coupled 50load.
2. Duty cycle skew is the difference between a tPLH and tPHL propagation delay through a device.
3. VPP is the minimum peak-to-peak differential input swing for which AC parameters guaranteed. The device has a voltage gain of 20 to Q/Q¯
outputs and a voltage gain of 100 to QHG/Q¯ HG outputs.
Unit
ps
ps
mV
ps
July 2002 * REV - 1
www.azmicrotek.com
3


3Pages


AZ100LVEL16VRL 電子部品, 半導体
AZ100LVEL16VR
Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc.
makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona
Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all
liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license
rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems
intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a
situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries,
affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly
or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.
July 2002 * REV - 1
www.azmicrotek.com
6

6 Page



ページ 合計 : 6 ページ
 
PDF
ダウンロード
[ AZ100LVEL16VRL データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
AZ100LVEL16VR

ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable

ETC
ETC
AZ100LVEL16VRL

ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable

ETC
ETC
AZ100LVEL16VRLR1

ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable

ETC
ETC
AZ100LVEL16VRLR2

ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable

ETC
ETC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap