DataSheet.jp

4069UB PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 4069UB
部品説明 Hex Inverter
メーカ ON Semiconductor
ロゴ ON Semiconductor ロゴ 



Total 8 pages
		

No Preview Available !

4069UB Datasheet, 4069UB PDF,ピン配置, 機能
MC14069UB
Hex Inverter
The MC14069UB hex inverter is constructed with MOS P–channel
and N–channel enhancement mode devices in a single monolithic
structure. These inverters find primary use where low power
dissipation and/or high noise immunity is desired. Each of the six
inverters is a single stage to minimize propagation delays.
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Capable of Driving Two Low–Power TTL Loads or One Low–Power
Schottky TTL Load Over the Rated Temperature Range
Triple Diode Protection on All Inputs
Pin–for–Pin Replacement for CD4069UB
Meets JEDEC UB Specifications
MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)
Symbol
Parameter
Value
VDD
Vin, Vout
DC Supply Voltage Range
Input or Output Voltage Range
(DC or Transient)
– 0.5 to +18.0
– 0.5 to VDD + 0.5
Iin, Iout
Input or Output Current
(DC or Transient) per Pin
± 10
Unit
V
V
mA
PD Power Dissipation,
per Package (Note 3.)
500 mW
TA Ambient Temperature Range
Tstg Storage Temperature Range
TL Lead Temperature
(8–Second Soldering)
– 55 to +125
– 65 to +150
260
°C
°C
°C
2. Maximum Ratings are those values beyond which damage to the device
may occur.
3. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
v vhigh–impedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS (Vin or Vout) VDD.
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,
either VSS or VDD). Unused outputs must be left open.
http://onsemi.com
PDIP–14
P SUFFIX
CASE 646
SOIC–14
D SUFFIX
CASE 751A
TSSOP–14
DT SUFFIX
CASE 948G
MARKING
DIAGRAMS
14
MC14069UBCP
AWLYYWW
1
14
14069U
AWLYWW
1
14
14
069U
ALYW
SOEIAJ–14
F SUFFIX
CASE 965
1
14
MC14069U
AWLYWW
1
A = Assembly Location
WL or L = Wafer Lot
YY or Y = Year
WW or W = Work Week
ORDERING INFORMATION
Device
Package
Shipping
MC14069UBCP PDIP–14
2000/Box
MC14069UBD
SOIC–14
2750/Box
MC14069UBDR2 SOIC–14 2500/Tape & Reel
MC14069UBDT TSSOP–14
96/Rail
MC14069UBDTEL TSSOP–14 2000/Tape & Reel
MC14069UBDTR2 TSSOP–14 2500/Tape & Reel
MC14069UBF SOEIAJ–14 See Note 1.
MC14069UBFEL SOEIAJ–14 See Note 1.
1. For ordering information on the EIAJ version of
the SOIC packages, please contact your local
ON Semiconductor representative.
© Semiconductor Components Industries, LLC, 2000
March, 2000 – Rev. 3
1
Publication Order Number:
MC14069UB/D

1 Page





ページ 合計 : 8 ページ
PDF
ダウンロード
[ 4069UB.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
4069UB

Hex Inverter

ON Semiconductor
ON Semiconductor
4069UB

Hex inverter

NXP
NXP
4069UB

HEX INVERTER

STMicroelectronics
STMicroelectronics
4069UB

HEX INVERTER

Toshiba Semiconductor
Toshiba Semiconductor

www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap