|
|
PDF CYNSE70064A Data sheet ( Hoja de datos )
| Número de pieza | CYNSE70064A | |
| Descripción | Search Engine | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CYNSE70064A (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
CYNSE70064A
CYNSE70064A Network
Search Engine
Cypress Semiconductor Corporation
Document #: 38-02041 Rev. *E
• 3901 North First Street
• San Jose, CA 95134 • 408-943-2600
Revised May 6, 2003
1 page  
CYNSE70064A
LIST OF FIGURES (continued)
Figure 10-42. Timing Diagram for Globally Winning Device in Block Number 2 .................................. 63
Figure 10-43. Timing Diagram for Devices Below the Winning Device in Block Number 2 .................. 64
Figure 10-44. Timing Diagram for Devices Above the Winning Device in Block Number 3 ................. 65
Figure 10-45. Timing Diagram for Globally Winning Device in Block Number 3 .................................. 66
Figure 10-46. Timing Diagram for Devices Below the Winning Device in Block Number 3
Except Device 30 (the Last Device) ...................................................................................................... 67
Figure 10-47. Timing Diagram for Device Number 6 in Block Number 3
(Device 30 in Depth-Cascaded Table) .................................................................................................. 68
Figure 10-48. ×136 Table with 31 Devices ........................................................................................... 69
Figure 10-49. Timing Diagram for 272-bit Search (One Device) .......................................................... 70
Figure 10-50. Hardware Diagram for a Table with One Device ............................................................ 70
Figure 10-51. ×272 Table with One Device .......................................................................................... 71
Figure 10-52. Hardware Diagram for a Table with Eight Devices ......................................................... 73
Figure 10-53. Timing Diagram for 272-bit Search Device Number 0 .................................................... 74
Figure 10-54. Timing Diagram for 272-bit Search Device Number 1 .................................................... 75
Figure 10-55. Timing Diagram for 272-bit Search Device Number 7 (Last Device) ............................. 76
Figure 10-56. ×272 Table with Eight Devices ....................................................................................... 77
Figure 10-57. Hardware Diagram for a Table with 31 Devices ............................................................. 79
Figure 10-58. Hardware Diagram for A Block of up to Eight Devices ................................................... 80
Figure 10-59. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device) ................ 81
Figure 10-60. Timing Diagram for Each Device Above the Winning Device in Block Number 1 .......... 82
Figure 10-61. Timing Diagram for Globally Winning Device in Block Number 1 .................................. 83
Figure 10-62. Timing Diagram for Devices Below the Winning Device in Block Number 1 .................. 84
Figure 10-63. Timing Diagram for Devices Above the Winning Device in Block Number 2 ................. 85
Figure 10-64. Timing Diagram for Globally Winning Device in Block Number 2 .................................. 86
Figure 10-65. Timing Diagram for Devices Below the Winning Device in Block Number 2 .................. 87
Figure 10-66. Timing Diagram for Devices Above the Winning Device in Block Number 3 ................. 88
Figure 10-67. Timing Diagram for Globally Winning Device in Block Number 3 .................................. 89
Figure 10-68. Timing Diagram for Devices Below the Winning Device in Block Number 3
Except Device 30 (the Last Device) ...................................................................................................... 90
Figure 10-69. Timing Diagram of the Last Device in Block Number 3 (Device 30 in the Table) ........... 91
Figure 10-70. ×272 Table with 31 Devices ........................................................................................... 92
Figure 10-71. Timing Diagram for Mixed Search (One Device) ............................................................ 93
Figure 10-72. Multiwidth Configurations Example ................................................................................ 93
Figure 10-73. Timing Diagram of Learn (TLSZ = 00) ............................................................................ 95
Figure 10-74. Timing Diagram of Learn (Except on the Last Device [TLSZ = 01]) ............................... 96
Figure 10-75. Timing Diagram of Learn on Device Number 7 (TLSZ = 01) .......................................... 97
Figure 11-1. Depth-Cascading to Form a Single Block ........................................................................ 98
Figure 11-2. Depth-Cascading Four Blocks .......................................................................................... 99
Figure 11-3. Full Generation in a Cascaded Table ............................................................................. 100
Figure 12-1. SRAM Read Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1) .......................... 102
Figure 12-2. Table of a Block of Eight Devices ................................................................................... 103
Figure 12-3. SRAM Read Through Device Number 0 in a Block of Eight Devices ............................. 104
Figure 12-4. SRAM Read Timing for Device Number 7 in a Block of Eight Devices .......................... 105
Figure 12-5. Table of 31 Devices Made of Four Blocks ...................................................................... 106
Figure 12-6. SRAM Read Through Device Number 0 in a Bank of 31 Devices
(Device Number 0 Timing) .................................................................................................................. 107
Figure 12-7. SRAM Read Through Device Number 0 in Bank of 31 Devices
(Device Number 30 Timing) ................................................................................................................ 108
Document #: 38-02041 Rev. *E
Page 5 of 127
5 Page 
CYNSE70064A
4.4 Pipeline and SRAM Control
Pipeline latency is added to give enough time to a cascaded system’s arbitration logic to determine the device that will drive the
index of the matching entry on the SRAM bus. Pipeline logic adds latency to both the SRAM access cycles and the SSF and SSV
signals to align them to the host ASIC receiving the associated data.
4.5 Full Logic
Bit[0] in each of the 68-bit entries has a special purpose for the Learn command (0 = empty, 1 = full). When all the data entries
have bit[0] = 1, the database asserts the FULL flag, indicating that all the search engines in the depth-cascaded array are full.
5.0 Signal Descriptions
Table 5-1 lists and describes all CYNSE70064A signals.
Table 5-1. CYNSE70064A Signal Description
Symbol
Type[1]
Description
Clocks and Reset
CLK2X
PHS_L
I Master Clock. CYNSE70064A samples all the data and control pins on the positive edge of
CLK2X. All signals are driven out of the device on the rising edge of CLK2X (when PHS_L is
LOW).
I Phase. This signal runs at half the frequency of CLK2X and generates an internal CLK[2] from
CLK2X. See Section 6.0, “Clocks” on page 13.
RST_L
I Reset. Driving RST_L LOW initializes the device to a known state.
CMD and DQ Bus
CMD[8:0]
I CMD Bus. [1:0] specifies the command and [8:2] contains the CMD parameters. The descrip-
tions of individual commands explains the details of the parameters. The encoding of
commands based on the [1:0] field are:
00: PIO Read
01: PIO Write
10: Search
11: Learn.
CMDV
I CMD Valid. This signal qualifies the CMD bus:
0: No command
1: Command.
DQ[67:0]
ACK[3]
EOT[3]
I/O Address/Data Bus. This signal carries the Read and Write address and data during register,
data, and mask array operations. It carries the compare data during Search operations. It also
carries the SRAM address during SRAM PIO accesses.
T Read Acknowledge. This signal indicates that valid data is available on the DQ bus during
register, data, and mask array Read operations, or that the data is available on the SRAM
data bus during SRAM Read operations.
T End of Transfer. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
SSF T Search Successful Flag. When asserted, this signal indicates that the device is the global
winner in a Search operation.
SSV
T Search Successful Flag Valid. When asserted, this signal qualifies the SSF signal.
SRAM Interface
SADR[21:0]
T SRAM Address. This bus contains address lines to access off-chip SRAMs that contain
associative data. See Table 12-1 for the details of the generated SRAM address. In a
database of multiple CYNSE70064As, each corresponding bit of SADR from all cascaded
devices must be connected.
CE_L
T SRAM Chip Enable. This is the chip-enable control for external SRAMs. In a database of
multiple CYNSE70064As, CE_L of all cascaded devices must be connected. This signal is
then driven by only one of the devices.
Notes:
1. I = Input only, I/O = Input or Output, O = Output only, T = three-state output.
2. CLK” is an internal clock signal. Any reference to “CLK cycles” means one cycle of CLK.
3. ACK and EOT require a weak external pull-down such as 47KΩ or 100KΩ.
Document #: 38-02041 Rev. *E
Page 11 of 127
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet CYNSE70064A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CYNSE70064A | Search Engine | Cypress Semiconductor |
| CYNSE70064A-50BGC | Search Engine | Cypress Semiconductor |
| CYNSE70064A-66BGC | Search Engine | Cypress Semiconductor |
| CYNSE70064A-83BGC | Search Engine | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |