|
|
PDF HV51V7403HGL-5 Data sheet ( Hoja de datos )
| Número de pieza | HV51V7403HGL-5 | |
| Descripción | 4M x 4Bit EDO DRAM | |
| Fabricantes | Hynix Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HV51V7403HGL-5 (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
HY51V(S)17403HG/HGL
4M x 4Bit EDO DRAM
PRELIMINARY
DESCRIPTION
The HY51V(S)17403HG/HGL is the new generation dynamic RAM organized 4,194,304 words x 4bit.
HY51V(S)17403HG/HGL has realized higher density, higher performance and various functions by utiliz-
ing advanced CMOS process technology. The HY51V(S)17403HG/HGL offers Extended Data Out Page-
Mode as a high speed access mode. Multiplexed address inputs permit the HY51V(S)17403HG/HGL to be
packaged in standard 300mil 24(26)pin SOJ and 24(26) pin TSOP-II. The package size provides high sys-
tem bit densities and is compatible with widely available automated testing and insertion equipment.
System oriented features include single power supply 3.3V +/- 0.3V tolerance, direct interfacing capability
with high performance logic families such as Schottky TTL.
FEATURES
• Extended Data Out Mode capability
• Read-modify-write capability
• Multi-bit parallel test capability
• TTL(3.3V) compatible inputs and outputs
• /RAS only, CAS-before-/RAS, Hidden and self
refresh(L-version) capability
• Fast access time and cycle time
• JEDEC standard pinout
• 24(26)pin plastic SOJ / 24(26)pin TSOP-II
• Single power supply of 3.3V +/- 0.3V
• Battery back up operation(L-version)
Part No
HY51V(S)17403HG/HGL-5
HY51V(S)17403HG/HGL-6
HY51V(S)17403HG/HGL-7
tRAC
50ns
60ns
70ns
tCAC
13ns
15ns
18ns
tRC
84ns
104ns
124ns
tHPC
20ns
25ns
30ns
• Power dissipation
Active
Standby
50ns
60ns
70ns
432mW
369mW
360mW
7.2mW(CMOS level Max)
0.36mW (L-version : Max)
ORDERING INFORMATION
• Refresh cycle
Part No
HY51V17403HG
HY51V17403HGL
Ref Normal L-part
2K 32ms
2K 128ms
Part Number
HY51V(S)17403HGJ/HG(L)J-5
HY51V(S)17403HGJ/HG(L)J-6
HY51V(S)17403HGJ/HG(L)J-7
HY51V(S)17403HGT/HG(L)T-5
HY51V(S)17403HGT/HG(L)T-6
HY51V(S)17403HGT/HG(L)T-7
(S) : Self refresh,
(L) : Low power
Access Time
50ns
60ns
70ns
50ns
60ns
70ns
Package
300mil 24(26)pin SOJ
300mil 24(26)pin TSOP-II
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev.0.1/Apr.01
1 page  
HY51V(S)17403HG/HGL
CAPACITANCE (Vcc=3.3V +/-10%, TA=25°C)
Parameter
Symbol
Min.
Max
Unit
Input capacitance (Address)
Input capacitance (Clocks)
Output capacitance (Data-in, Data-out)
CI1
CI2
CI/O
-
-
-
5 pF
7 pF
7 pF
Note : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. /CAS = VIH to disable Dout
Note
1
1
1, 2
AC CHARACTERISTICS (Vcc=3.3V +/-10%, TA=0~70C, Note 1, 2, 18)
Test Condition
• Input rise and fall times = 2ns
• Input levels : VIL=0V, VIH=3V
• Input timing reference level : VIL/VIH = 0.8/2.0V
• Output timing reference level :
VOL/VOH=0.8/0.2V
• Output load : 1 TTL gate + CL (100pF)
( including scope and jig )
Read, Write, Read-modify-Write and Refresh Cycle
Parameter
Random read or write cycle time
/RAS precharge time
/CAS precharge time
/RAS pulse width
/CAS pulse width
Row address set-up time
Row address hold time
Column address set-up time
Column address hold time
/RAS to /CAS delay time
/RAS to Column address delay time
/RAS hold time
/CAS hold time
/CAS to /RAS precharge time
Symbol
tRC
tRP
tCP
tRAS
tCAS
tASR
tRAH
tASC
tCAH
tRCD
tRAD
tRSH
tCSH
tCRP
-50
Min Max
84 -
30 -
8-
50 10,000
8 10,000
0-
8-
0-
8-
12 37
10 25
10 -
35 -
5-
-60
Min Max
104 -
40 -
10 -
60 10,000
10 10,000
0-
10 -
0-
10 -
14 45
12 30
13 -
40 -
5-
-70
Min Max
Unit
124 - ns
50 - ns
13 - ns
70 10,000 ns
13 10,000 ns
0 - ns
10 - ns
0 - ns
13 - ns
14 52 ns
12 35 ns
13 - ns
45 - ns
5 - ns
Note
3
4
Rev.0.1/Apr.01
5
5 Page 
PACKAGE INFORMATION
24(26)pin SOJ
HY51V(S)17403HG/HGL
Unit: Inches (mm)
0.025(0.64)
MIN
0.661(16.80) MIN
0.669(17.00) MAX
0.085(2.16)
MIN
0.050(1.27)
TYP
0.128(3.25) MIN
0.147(3.75) MAX
0.026(0.66) MIN
0.032(0.81) MAX
0.015(0.38) MIN
0.020(0.50) MAX
24(26)pin TSOP-II
0 ~ 5 Deg
0.016(0.40) MIN
0.024(0.60) MAX
0.670(17.04) MIN
0.678(17.24) MAX
0.037(0.95) MIN
0.041(1.05) MAX
0.012(0.30) MIN
0.020(0.50) MAX
0.047(1.20)
MAX
0.050(1.27) 0.003(0.08) MIN
TYP
0.007(0.18) MAX
0.004(0.12) MIN
0.008(0.21) MAX
Rev.0.1/Apr.01
11
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet HV51V7403HGL-5.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HV51V7403HGL-5 | 4M x 4Bit EDO DRAM | Hynix Semiconductor |
| HV51V7403HGL-6 | 4M x 4Bit EDO DRAM | Hynix Semiconductor |
| HV51V7403HGL-7 | 4M x 4Bit EDO DRAM | Hynix Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |