DataSheet.jp

HUF76121P3 の電気的特性と機能

HUF76121P3のメーカーはIntersil Corporationです、この部品の機能は「47A/ 30V/ 0.021 Ohm/ N-Channel/ Logic Level UltraFET Power MOSFETs」です。


製品の詳細 ( Datasheet PDF )

部品番号 HUF76121P3
部品説明 47A/ 30V/ 0.021 Ohm/ N-Channel/ Logic Level UltraFET Power MOSFETs
メーカ Intersil Corporation
ロゴ Intersil Corporation ロゴ 




このページの下部にプレビューとHUF76121P3ダウンロード(pdfファイル)リンクがあります。

Total 10 pages

No Preview Available !

HUF76121P3 Datasheet, HUF76121P3 PDF,ピン配置, 機能
Data Sheet
HUF76121P3, HUF76121S3S
September 1999 File Number 4392.8
47A, 30V, 0.021 Ohm, N-Channel, Logic
Level UltraFET Power MOSFETs
These N-Channel power MOSFETs
are manufactured using the
innovative UltraFET™ process.
This advanced process technology
achieves the lowest possible on-resistance per silicon area,
resulting in outstanding performance. This device is capable
of withstanding high energy in the avalanche mode and the
diode exhibits very low reverse recovery time and stored
charge. It was designed for use in applications where power
efficiency is important, such as switching regulators,
switching converters, motor drivers, relay drivers, low-
voltage bus switches, and power management in portable
and battery-operated products.
Formerly developmental type TA76121.
Ordering Information
PART NUMBER
PACKAGE
BRAND
HUF76121P3
TO-220AB
76121P
HUF76121S3S
TO-263AB
76121S
NOTE: When ordering, use the entire part number. Add the suffix T to
obtain the TO-263AB variant in tape and reel, e.g., HUF76121S3ST.
Packaging
JEDEC TO-220AB
DRAIN
(FLANGE)
SOURCE
DRAIN
GATE
Features
• Logic Level Gate Drive
• 47A, 30V
• Ultra Low On-Resistance, rDS(ON) = 0.021
• Temperature Compensating PSPICE® Model
• Temperature Compensating SABER© Model
• Thermal Impedance SPICE Model
• Thermal Impedance SABER Model
• Peak Current vs Pulse Width Curve
• UIS Rating Curve
• Related Literature
- TB334, “Guidelines for Soldering Surface Mount
Components to PC Boards”
Symbol
D
G
S
JEDEC TO-263AB
GATE
SOURCE
DRAIN
(FLANGE)
94 CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
UltraFET™ is a trademark of Intersil Corporation. PSPICE® is a registered trademark of MicroSim Corporation.
SABER© is a Copyright of Analogy Inc. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999

1 Page





HUF76121P3 pdf, ピン配列
HUF76121P3, HUF76121S3S
Electrical Specifications TA = 25oC, Unless Otherwise Specified (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNITS
SWITCHING SPECIFICATIONS (VGS = 10V)
Turn-On Time
tON
Turn-On Delay Time
td(ON)
Rise Time
tr
Turn-Off Delay Time
td(OFF)
Fall Time
tf
Turn-Off Time
tOFF
GATE CHARGE SPECIFICATIONS
VDD = 15V, ID 47A, RL = 0.32,
VGS = 10V, RGS = 12.5
(Figures 16, 21, 22)
- - 80 ns
- 6 - ns
- 47 - ns
- 47 - ns
- 42 - ns
- - 135 ns
Total Gate Charge
Gate Charge at 5V
Threshold Gate Charge
Gate to Source Gate Charge
Gate to Drain “Miller” Charge
CAPACITANCE SPECIFICATIONS
Qg(TOT)
Qg(5)
Qg(TH)
Qgs
Qgd
VGS = 0V to 10V
VGS = 0V to 5V
VGS = 0V to 1V
VDD = 15V, ID 25A,
RL = 0.6
Ig(REF) = 1.0mA
(Figures 14, 19, 20)
-
-
-
-
-
24 30
13 16
1.0 1.2
2.50 -
7.80 -
nC
nC
nC
nC
nC
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
CISS
COSS
CRSS
VDS = 25V, VGS = 0V, f = 1MHz
(Figure 13)
- 850 -
- 465 -
- 100 -
pF
pF
pF
Source to Drain Diode Specifications
PARAMETER
SYMBOL
TEST CONDITIONS
Source to Drain Diode Voltage
Reverse Recovery Time
Reverse Recovered Charge
VSD
trr
QRR
ISD = 25A
ISD = 25A, dISD/dt = 100A/µs
ISD = 25A, dISD/dt = 100A/µs
Typical Performance Curves
MIN TYP MAX UNITS
- - 1.25 V
- - 65 ns
- - 100 nC
1.2
1.0
0.8
0.6
0.4
0.2
0
0 25 50 75 100 125 150
TA, AMBIENT TEMPERATURE (oC)
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
96
50
40
VGS = 10V
30
VGS = 4.5V
20
10
0
25 50 75 100 125 150
TC, CASE TEMPERATURE (oC)
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE


3Pages


HUF76121P3 電子部品, 半導体
HUF76121P3, HUF76121S3S
Typical Performance Curves (Continued)
1200
900
CISS
VGS = 0V, f = 1MHz
CISS = CGS + CGD
CRSS = CGD
COSS CDS + CGD
COSS
600
300
0
0
CRSS
5 10 15 20 25
VDS, DRAIN TO SOURCE VOLTAGE (V)
30
FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
10
8
6
4
WAVEFORMS IN
DESCENDING ORDER:
2 ID = 47A
ID = 28A
VDD = 15V
ID = 15A
0
0 5 10 15 20 25
Qg, GATE CHARGE (nC)
NOTE: Refer to Intersil Application Notes AN7254 and AN7260.
FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT
GATE CURRENT
500
VGS = 4.5V, VDD = 15V, ID = 24A, RL = 0.63
400
300
tr
200
td(OFF)
tf
100
td(ON)
0
0 10 20 30 40 50
RGS, GATE TO SOURCE RESISTANCE ()
FIGURE 15. SWITCHING TIME vs GATE RESISTANCE
Test Circuits and Waveforms
VDS
VARY tP TO OBTAIN
REQUIRED PEAK IAS
VGS
tP
0V
RG
L
DUT
+
VDD
-
IAS
0.01
200
VGS = 10V, VDD = 15V, ID = 47A, RL = 0.32
td(OFF)
150
tf
100
tr
50
td(ON)
0
0 10 20 30 40 50
RGS, GATE TO SOURCE RESISTANCE ()
FIGURE 16. SWITCHING TIME vs GATE RESISTANCE
tP
IAS
BVDSS
VDS
VDD
0
tAV
FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT
FIGURE 18. UNCLAMPED ENERGY WAVEFORMS
99

6 Page



ページ 合計 : 10 ページ
 
PDF
ダウンロード
[ HUF76121P3 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HUF76121P3

47A/ 30V/ 0.021 Ohm/ N-Channel/ Logic Level UltraFET Power MOSFETs

Fairchild Semiconductor
Fairchild Semiconductor
HUF76121P3

47A/ 30V/ 0.021 Ohm/ N-Channel/ Logic Level UltraFET Power MOSFETs

Intersil Corporation
Intersil Corporation


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap