DataSheet.jp

A42L8316V-40 の電気的特性と機能

A42L8316V-40のメーカーはAMIC Technologyです、この部品の機能は「256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE」です。


製品の詳細 ( Datasheet PDF )

部品番号 A42L8316V-40
部品説明 256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE
メーカ AMIC Technology
ロゴ AMIC Technology ロゴ 




このページの下部にプレビューとA42L8316V-40ダウンロード(pdfファイル)リンクがあります。
Total 25 pages

No Preview Available !

A42L8316V-40 Datasheet, A42L8316V-40 PDF,ピン配置, 機能
A42L8316 Series
Preliminary
256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE
Document Title
256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE
Revision History
Rev. No.
0.0
0.1
History
Initial issue
Modify AC data
Issue Date
January 26, 1999
August 20, 2002
Remark
Preliminary
PRELIMINARY (August, 2002, Version 0.1)
AMIC Technology, Inc.

1 Page





A42L8316V-40 pdf, ピン配列
Selection Guide
Symbol
tRAC
tAA
tCAC
tOEA
tRC
tPC
Description
Maximum RAS Access Time
Maximum Column Address Access Time
Maximum CAS Access Time
Maximum Output Enable ( OE ) Access Time
Minimum Read or Write Cycle Time
Minimum EDO Cycle Time
Functional Description
The A42L8316 reads and writes data by multiplexing an
18-bit address into a 9-bit row and 9-bit column address.
RAS and CAS are used to strobe the row address and the
column address, respectively.
The A42L8316 has two CAS inputs: LCAS controls I/O0-
I/O7, and UCAS controls I/O8 - I/O15, UCAS and LCAS
function in an identical manner to CAS in that either will
generate an internal CAS signal. The CAS function and
timing are determined by the first CAS ( UCAS or
LCAS ) to transition low and by the last to transition high.
Byte Read and Byte Write are controlled by using LCAS
and UCAS separately.
A Read cycle is performed by holding the WE signal high
during RAS / CAS operation. A Write cycle is executed by
holding the WE signal low during RAS / CAS operation;
the input data is latched by the falling edge of WE or
CAS , whichever occurs later. The data inputs and outputs
are routed through 16 common I/O pins, with RAS , CAS ,
WE and OE controlling the in direction.
EDO Page Mode operation all 512 columns within a
selected row to be randomly accessed at a high data rate.
A EDO Page Mode cycle is initiated with a row address
latched by RAS followed by a column address latched by
CAS . While holding RAS low, CAS can be toggled to
strobe changing column addresses, thus achieving shorter
cycle times.
A42L8316 Series
-30 -35 -40 Unit
30 35 40 ns
16 17 18 ns
9 10 11 ns
9 10 11 ns
54 62 70 ns
14 16 18 ns
The A42L8316 offers an accelerated Fast Page Mode
cycle through a feature called Extended Data Out, which
keeps the output drivers on during the CAS precharge
time (tcp). Since data can be output after CAS goes high,
the user is not required to wait for valid data to appear
before starting the next access cycle. Data-out will remain
valid as long as RAS and OE are low, and WE is high;
this is the only characteristic which differentiates Extended
Data Out operation from a standard Read or Fast Page
Read.
A memory cycle is terminated by returning both RAS and
CAS high. Memory cell data will retain its correct state by
maintaining power and accessing all 512 combinations of
the 9-bit row addresses, regardless of sequence, at least
once every 8ms through any RAS cycle (Read, Write) or
RAS Refresh cycle ( RAS -only, CBR, or Hidden). The CBR
Refresh cycle automatically controls the row addresses by
invoking the refresh counter and controller.
Power-On
The initial application of the VCC supply requires a 200 µs
wait followed by a minimum of any eight initialization cycles
containing a RAS clock. During Power-On, the VCC
current is dependent on the input levels of RAS and CAS .
It is recommended that RAS and CAS track with VCC or
be held at a valid VIH during Power-On to avoid current
surges.
PRELIMINARY (August, 2002, Version 0.1)
2
AMIC Technology, Inc.


3Pages


A42L8316V-40 電子部品, 半導体
A42L8316 Series
Absolute Maximum Ratings*
*Comments
Input Voltage (Vin) . . . . . . . . . . . . . . . . . . . -0.5V to +4.6V
Output Voltage (Vout) . . . . . . . . . . . . . . . . -0.5V to +4.6V
Power Supply Voltage (VCC) . . . . . . . . . . -0.5V to +4.6V
Operating Temperature (TOPR) . . . . . . . . . . 0°C to +70°C
Storage Temperature (TSTG) . . . . . . . . . -55°C to +150°C
Soldering Temperature X Time (TSOLDER) . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C X 10sec
Power Dissipation (PD) . . . . . . . . . . . . . . . . . . . . . . . 1W
Short Circuit Output Current (Iout) . . . . . . . . . . . . . 50mA
Latch-up Current . . . . . . . . . . . . . . . . . . . . . . . . . . 200mA
Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to this device.
These are stress ratings only. Functional operation of
this device at these or any other conditions above
those indicated in the operational sections of these
specification is not implied or intended. Exposure to
the absolute maximum rating conditions for extended
periods may affect device reliability.
DC Electrical Characteristics (VCC = 3.3V ± 0.3V, VSS = 0V, Ta = 0°C to +70°C or -40°C to +85°C)
Symbol Parameter
-30 -35 -40
Min. Max. Min. Max. Min. Max.
Unit
Test Conditions
Notes
IIL Input Leakage
Current
-5 +5 -5 +5 -5 +5
µA 0V Vin VCC
Pins not under
Test = 0V
IOL Output Leakage -5 +5 -5 +5 -5 +5 µA DOUT disabled,
Current
0V Vout VCC
ICC1 Operating
Power Supply
Current
- 110 - 105 - 100 mA RAS ,UCAS ,LCAS and 1, 2
Address cycling;
tRC = min.
ICC2 TTL Supply
- 2.5 - 2.5 - 2.5
Current Supply
Current
ICC3 Average Power - 110 - 105 - 100
Supply Current,
RAS Refresh
Mode
ICC4 EDO Page
Mode Average
Power Supply
Current
- 110 - 105 - 100
ICC5 CAS -before-
RAS Refresh
Power Supply
Current
- 110 - 105 - 100
ICC6 CMOS Standby
-
1.5
-
1.5
-
1.5
Power Supply
Current
ICC7 Self Refresh
Mode Current
- 1.0 - 1.0 - 1.0
VOH 2.4 - 2.4 - 2.4 -
Output Voltage
VOL - 0.4 - 0.4 - 0.4
mA RAS =UCAS =LCAS =
VIH
mA RAS and Address
cycling,
UCAS =LCAS = VIH,
tRC = min.
mA RAS and address = VIL,
UCAS ,LCAS and
Address cycling;
tPC = min.
mA RAS and UCAS or
LCAS cycling;
tRC = min.
mA RAS =UCAS =LCAS =
VCC - 0.2V
mA RAS = CAS VSS+0.2V
All other input high
levels are VCC-0.2V or
input low levels are VSS
+0.2V
V IOUT = -2.0mA
V IOUT = 2.0mA
1
1, 2
1
PRELIMINARY (August, 2002, Version 0.1)
5
AMIC Technology, Inc.

6 Page



ページ 合計 : 25 ページ
 
PDF
ダウンロード
[ A42L8316V-40 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
A42L8316V-40

256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE

AMIC Technology
AMIC Technology
A42L8316V-40U

256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE

AMIC Technology
AMIC Technology


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap