DataSheet.jp

ADV7191 の電気的特性と機能

ADV7191のメーカーはAnalog Devicesです、この部品の機能は「Video Encoder」です。


製品の詳細 ( Datasheet PDF )

部品番号 ADV7191
部品説明 Video Encoder
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューとADV7191ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

ADV7191 Datasheet, ADV7191 PDF,ピン配置, 機能
a Video Encoders with Six 10-Bit DACs and
54 MHz Oversampling
ADV7190/ADV7191
FEATURES
Six High Quality 10-Bit Video DACs
Multistandard Video Input
Multistandard Video Output
4؋ Oversampling with Internal 54 MHz PLL
Programmable Video Control Includes:
Digital Noise Reduction
Gamma Correction
LUMA Delay
CHROMA Delay
Multiple Luma and Chroma Filters
Luma SSAF™ (Super Subalias Filter)
Average Brightness Detection
Field Counter
Macrovision Rev 7.1 (ADV7190 Only)
CGMS (Copy Generation Management System)
WSS (Wide Screen Signaling)
Closed Captioning Support
Teletext Insertion Port (PAL-WST)
2-Wire Serial MPU Interface
Supply Voltage 5 V and 3.3 V Operation
64-Lead LQFP Package
APPLICATIONS
DVD Playback Systems,
PC Video/Multimedia Playback Systems
GENERAL DESCRIPTION
The ADV7190/ADV7191 is part of the new generation of video
encoders from Analog Devices. The device builds on the perfor-
mance of previous video encoders and provides new features such
as Digital Noise Reduction, Gamma Correction, 4¥ Oversam-
pling and 54 MHz operation, Average Brightness Detection,
Chroma Delay, an additional Chroma Filter, and so on.
The ADV7190/ADV7191 supports NTSC-M, NTSC-N (Japan),
PAL N, PAL M, PAL-B/D/G/H/I, and PAL-60 standards. Input
standards supported include ITU-R.BT656/601 4:2:2 YCrCb
in 8- or 16-bit format.
The ADV7190/ADV7191 can output Composite Video (CVBS),
S-Video (Y/C), Component YUV1, or RGB. The analog
component output is also compatible with Betacam, MII and
SMPTE/EBU N10 levels, SMPTE 170M NTSC, and ITU-
R.BT 470 PAL.
For more information about the ADV7190/ADV7191’s features,
refer to Detailed Description.
Continued on page 11
SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM
DIGITAL
INPUT
27MHz
CLOCK
ITU–R.BT
656/601
8-BIT YCrCb
IN 4:2:2 FORMAT
VIDEO
INPUT
PROCESSING
VIDEO
SIGNAL
PROCESSING
VIDEO
OUTPUT
PROCESSING
PLL
AND
54MHz
DEMUX
AND
YCrCb–
TO–
YUV
MATRIX
COLOR CONTROL
DNR
GAMMA
CORRECTION
VBI
TELETEXT
CLOSED CAPTION
CGMS/WSS
MACROVISION
CHROMA
LPF
SSAF
LPF
LUMA
LPF
2؋
OVERSAMPLING
OR
4؋
OVERSAMPLING
10-BIT
DAC
10-BIT
DAC
10-BIT
DAC
10-BIT
DAC
10-BIT
DAC
10-BIT
DAC
I2C INTERFACE
ADV7190/ADV7191
ANALOG
OUTPUT
COMPOSITE VIDEO
Y [S-VIDEO]
C [S-VIDEO]
RGB
YUV
TVSCREEN
1Throughout the document, YUV refers to digital or analog component video.
The Macrovision anticopy process is licensed for noncommercial home use only, which is its sole intended use in the device. Please contact sales office for latest available Macrovision version.
ITU-R and CCIR are used interchangeably in this document (ITU-R has replaced CCIR recommendations).
SSAF is a trademark of Analog Devices Inc.
I2C is a registered trademark of Philips Corporation.
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002

1 Page





ADV7191 pdf, ピン配列
ADV7190/ADV7191
SPECIFICATIONS
5 V SPECIFICATIONS1 (VAA = 5 V, VREF = 1.235 V, RSET1,2 = 1200 , unless otherwise noted. All specifications TMIN to TMAX2,
unless otherwise noted.)
Parameter
Min Typ Max
Unit
Test Conditions
STATIC PERFORMANCE
Resolution (Each DAC)
Accuracy (Each DAC)
Integral Nonlinearity3
Differential Nonlinearity3
DIGITAL INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN
Input Leakage Current
DIGITAL OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Three-State Leakage Current
Three-State Output Capacitance
2
2.4
10
± 1.0
± 1.0
0.8
0 ±1
6 10
1
0.8 0.4
10
6 10
Bits
LSB
LSB Guaranteed Monotonic
V
V
mA VIN = 0.4 V or 2.4 V
pF
mA
V ISOURCE = 400 mA
V ISINK = 3.2 mA
mA
pF
ANALOG OUTPUTS
Output Current (Max)
Output Current (Min)
DAC-to-DAC Matching3
Output Compliance, VOC
Output Impedance, ROUT
Output Capacitance, COUT
4.125 4.33 4.625
2.16
0.4 2.5
0 1.4
100
6
VOLTAGE REFERENCE4
Reference Range, VREF
1.112
1.235
1.359
POWER REQUIREMENTS
VAA
Normal Power Mode
IDAC5
ICCT (2¥ Oversampling)6, 7
ICCT (4¥ Oversampling)6, 7
IPLL
Sleep Mode
IDAC
ICCT
4.75
5.0 5.25
29 35
80 120
120 170
6 10
0.01
85
NOTES
1All measurements are made in 4¥ Oversampling Mode unless otherwise specified.
2Temperature range TMIN to TMAX: 0C to 70C.
3Guaranteed by characterization.
4Measurement made in 2¥ oversampling mode.
5IDAC is the total current required to supply all DACs including the VREF circuitry.
6All six DACs ON.
7ICCT, or the circuit current, is the continuous current required to drive the digital core without I PLL.
Specifications subject to change without notice.
mA RL = 300 W, RSET1,2 = 1200 W
mA RL = 600 W, RSET1,2 = 2400 W
%
V
kW
pF IOUT = 0 mA
V
V
mA
mA
mA
mA
mA
mA
REV. B
–3–


3Pages


ADV7191 電子部品, 半導体
ADV7190/ADV7191
5 V TIMING CHARACTERISTICS (VAA = 5 V ؎ 250 mV, VREF = 1.235 V, RSET1,2 = 1200 , unless otherwise noted. All specifications
TMIN to TMAX1, unless otherwise noted.)
Parameter
Min Typ Max Unit
Test Conditions
MPU PORT2
SCLOCK Frequency
SCLOCK High Pulsewidth, t1
SCLOCK Low Pulsewidth, t2
Hold Time (Start Condition), t3
Setup Time (Start Condition), t4
Data Setup Time, t5
SDATA, SCLOCK Rise Time, t6
SDATA, SCLOCK Fall Time, t7
Setup Time (Stop Condition), t8
ANALOG OUTPUTS2
Analog Output Delay
DAC Analog Output Skew
0 400 kHz
0.6 ms
1.3 ms
0.6 ms
0.6 ms
100 ns
300 ns
300 ns
0.6 ms
8 ns
0.1 ns
After This Period, the First Clock is Generated
Relevant for Repeated Start Condition
CLOCK CONTROL AND PIXEL PORT3
fCLOCK
Clock High Time, t9
Clock Low Time, t10
Data Setup Time, t11
Data Hold Time, t12
Control Setup Time, t11
Control Hold Time, t12
Digital Output Access Time, t13
Digital Output Hold Time, t14
Pipeline Delay, t15 (2¥ Oversampling)
Pipeline Delay, t15 (4¥ Oversampling)
TELETEXT PORT4
Digital Output Access Time, t16
Data Setup Time, t17
Data Hold Time, t18
RESET CONTROL
RESET Low Time
8
8
6
5
6
4
27
13
12
57
67
11
3
6
3 20
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
Clock Cycles
ns
ns
ns
ns
PLL2
PLL Output Frequency
54 MHz
NOTES
1Temperature range TMIN to TMAX: 0C to 70C.
2Guaranteed by characterization.
3Pixel Port consists of:
Data: P15–P0 Pixel Inputs,
Control: HSYNC, VSYNC, BLANK,
Clock: CLKIN Input.
4Teletext Port consists of:
Digital Output: TTXREQ,
Data: TTX.
Specifications subject to change without notice.
–6– REV. B

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ ADV7191 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
ADV7190

Video Encoder

Analog Devices
Analog Devices
ADV7191

Video Encoder

Analog Devices
Analog Devices
ADV7192

Video Encoder with Six 10-Bit DACs/ 54 MHz Oversampling and Progressive Scan Inputs

Analog Devices
Analog Devices
ADV7194

Professional Extended-10 Video Encoder

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap