DataSheet.jp

BH16823ADGG の電気的特性と機能

BH16823ADGGのメーカーはNXP Semiconductorsです、この部品の機能は「18-bit bus interface D-type flip-flop with reset and enable 3-State」です。


製品の詳細 ( Datasheet PDF )

部品番号 BH16823ADGG
部品説明 18-bit bus interface D-type flip-flop with reset and enable 3-State
メーカ NXP Semiconductors
ロゴ NXP Semiconductors ロゴ 




このページの下部にプレビューとBH16823ADGGダウンロード(pdfファイル)リンクがあります。
Total 12 pages

No Preview Available !

BH16823ADGG Datasheet, BH16823ADGG PDF,ピン配置, 機能
INTEGRATED CIRCUITS
74ABT16823A
74ABTH16823A
18-bit bus interface D-type flip-flop
with reset and enable (3-State)
Product specification
Supersedes data of 1995 Sep 28
IC23 Data Handbook
1998 Feb 27
Philips
Semiconductors

1 Page





BH16823ADGG pdf, ピン配列
Philips Semiconductors
18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
PIN CONFIGURATION
1MR
1OE
1Q0
GND
1Q1
1Q2
VCC
1Q3
1Q4
1Q5
GND
1Q6
1Q7
1Q8
2Q0
2Q1
2Q2
GND
2Q3
2Q4
2Q5
VCC
2Q6
2Q7
GND
2Q8
2OE
2MR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56 1CP
55 1CE
54 1D0
53 GND
52 1D1
51 1D2
50 VCC
49 1D3
48 1D4
47 1D5
46 GND
45 1D6
44 1D7
43 1D8
42 2D0
41 2D1
40 2D2
39 GND
38 2D3
37 2D4
36 2D5
35 VCC
34 2D6
33 2D7
32 GND
31 2D8
30 2CE
29 2CP
SH00014
Product specification
74ABT16823A
74ABTH16823A
LOGIC SYMBOL (IEEE/IEC)
1OE
1MR
1CE
1CP
2OE
2MR
2CE
2CP
1D0
1D1
1D2
1D3
1D4
1D5
1D6
1D7
1D8
2D0
2D1
2D2
2D3
2D4
2D5
2D6
2D7
2D8
2
1
55
56
27
28
30
29
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
EN1
R2
G3
3C4
EN5
R6
G7
7C8
4D
1, 2
8D 5, 6
3 1Q0
5 1Q1
6 1Q2
8 1Q3
9 1Q4
10 1Q5
12 1Q6
13 1Q7
14 1Q8
15 2Q0
16 2Q1
17 2Q2
19 2Q3
20 2Q4
21 2Q5
23 2Q6
24 2Q7
25 2Q8
SH00015
1998 Feb 27
3


3Pages


BH16823ADGG 電子部品, 半導体
Philips Semiconductors
18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
Product specification
74ABT16823A
74ABTH16823A
DC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Tamb = +25°C
Tamb = –40°C
to +85°C
UNIT
MIN TYP MAX MIN MAX
VIK
VOH
VOL
VRST
Input clamp voltage
High-level output voltage
Low-level output voltage
Power-up output low
voltage3
VCC = 4.5V; IIK = –18mA
VCC = 4.5V; IOH = –3mA; VI = VIL or VIH
VCC = 5.0V; IOH = –3mA; VI = VIL or VIH
VCC = 4.5V; IOH = –32mA; VI = VIL or VIH
VCC = 4.5V; IOL = 64mA; VI = VIL or VIH
VCC = 5.5V; IOL = 1mA; VI = GND or VCC
–0.9 –1.2
–1.2
2.5 2.9
2.5
3.0 3.4
3.0
2.0 2.4
2.0
0.42 0.55
0.55
0.13 0.55
0.55
V
V
V
V
V
V
II Input leakage curent
VCC = 5.5V; VI = VCC or GND
±0.01 ±1
±1 µA
II
Input leakage current
74ABTH16823A
VCC = 5.5V; VI = VCC or GND
VCC = 5.5V; VI = VCC
VCC = 5.5V; VI = 0
Control
pins
Data pins
±0.01 ±1
0.01 1
–2 –3
±1 µA
1 µA
–5 µA
IHOLD
Bus Hold current inputs5
74ABTH16823A
VCC = 4.5V; VI = 0.8V
VCC = 4.5V; VI = 2.0V
VCC = 5.5V; VI = 0 to 5.5V
35
–75
±800
35
–75 µA
IOFF
IPU/PD
IOZH
Power-off leakage current
Power-up/down 3-State
output current4
3-State output High current
VCC = 0.0V; VO or VI 4.5V
VCC = 2.1V; VO = 0.5V; VI = GND or VCC,
VOE = Don’t care
VCC = 5.5V; VO = 2.7V; VI = VIL or VIH
±5.0 ±100
±5.0 ±50
1.0 10
±100
±50
10
µA
µA
µA
IOZL 3-State output Low current VCC = 5.5V; VO = 0.5V; VI = VIL or VIH
–1.0 –10
–10 µA
ICEX
Output High leakage
current
VCC = 5.5V; VO = 5.5V; VI = GND or VCC
50 50
50 µA
IO Output current1
VCC = 5.5V; VO = 2.5V
–50 –80 –180 –50 –180 mA
ICCH
VCC = 5.5V; Outputs High, VI = GND or
VCC
0.5 1
1 mA
ICCL Quiescent supply current VCC = 5.5V; Outputs Low, VI = GND or VCC
9.0 19
19 mA
ICCZ
VCC = 5.5V; Outputs 3–State;
VI = GND or VCC
0.5 1
1 mA
ICC
Additional supply current
per input pin2
VCC = 5.5V; one input at 3.4V,
other inputs at VCC or GND
0.2 1
1 mA
NOTES:
1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4V.
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
4. This parameter is valid for any VCC between 0V and 2.1V with a transition time of up to 10msec. From VCC = 2.1V to VCC = 5V ± 10% a
transition time of up to 100µsec is permitted.
5. This is the bus hold overdrive current required to force the input to the opposite logic state.
1998 Feb 27
6

6 Page



ページ 合計 : 12 ページ
 
PDF
ダウンロード
[ BH16823ADGG データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
BH16823ADGG

18-bit bus interface D-type flip-flop with reset and enable 3-State

NXP Semiconductors
NXP Semiconductors


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap