|
|
GC80303のメーカーはIntelです、この部品の機能は「I/O Processor」です。 |
部品番号 | GC80303 |
| |
部品説明 | I/O Processor | ||
メーカ | Intel | ||
ロゴ | |||
このページの下部にプレビューとGC80303ダウンロード(pdfファイル)リンクがあります。 Total 30 pages
Intel® 80303 I/O Processor
Design Guide
April 2002
Order Number: 273308-006
1 Page Contents
1.0 Introduction......................................................................................................................... 7
2.0 Intel® 80303 I/O Processor Ball Map ................................................................................. 8
2.1 Intel® 80303 I/O Processor H-PBGA Signal Ball Map........................................... 8
3.0 Routing Guidelines ............................................................................................................. 9
3.1 Trace Length Limits............................................................................................... 9
4.0 Intel® 80303 I/O Processor Memory Subsystem..............................................................10
4.1 ROM, SRAM, or Flash Guidelines.......................................................................10
4.1.1 Layout Guidelines...............................................................................11
4.1.2 Wait State Profiles ..............................................................................11
4.2 SDRAM Guidelines .............................................................................................12
4.2.1 Layout Guidelines...............................................................................13
4.2.2 SDRAM Clocking................................................................................20
4.2.3 SDRAM Power Failure Guidelines .....................................................21
4.2.4 System Assumptions ..........................................................................21
4.2.5 External Logic Required for Power Failure.........................................22
5.0 Interrupt Routing...............................................................................................................24
5.1 Intel® 80303 I/O Processor Implementation on a MotherBoard ..........................24
5.2 Intel® 80303 I/O Processor Implementation on an Add-in Card..........................25
6.0 Clocking Guidelines..........................................................................................................26
6.1 Layout Guidelines for Add-in Cards ....................................................................26
6.2 Layout Guidelines for Motherboards ...................................................................27
7.0 Intel® 80303 I/O Processor Signals Requiring Pull-Up/Down Resistors ..........................29
8.0 Intel® 80303 I/O Processor 5 V and 3.3 V Design Considerations ..................................31
8.1 VCC5REF Pin Requirement (VDIFF) ......................................................................31
8.2 VCCPLL Pins Requirement ...................................................................................32
8.3 Pull-ups and Pull-down Resistors........................................................................32
8.4 FAIL# Pin Implementation ...................................................................................32
9.0 Processor Power Supply Decoupling ...............................................................................33
9.1 High Frequency Decoupling ................................................................................33
10.0 Intel® 80303 I/O Processor Based Reference Design .....................................................35
11.0 Debug Connector Recommendations ..............................................................................36
11.1 PBGA Sockets and Headers ...............................................................................36
11.2 Logic Analyzer Connectivity ................................................................................38
11.3 JTAG Connector and Test Interface....................................................................39
11.3.1 Intel® 80303 I/O Processor JTAG Emulator .......................................39
11.3.2 Intel® 80303 I/O Processor Target Debug Interface Connector .........39
11.3.3 Connecting The Emulator To The Target ...........................................41
11.3.4 Other Tools.........................................................................................42
Intel® 80303 I/O Processor Design Guide
3
3Pages Revision History
Rev
Date
Description of Changes
Modified 13.1 Thermal Recommendations.
006 4/3/02
Modified case temperature in Table 14.
Revised PWRDELAY text on Pages 25 and 31.
005 12/04/00
Revised Schematic text on page 37.
004
10/15/00
Table 8, changed pullup value of 2.7K on S_SERR# and S_TRDY# to 8.2K.
003
09/2000
Updated BOM.
002
08/2000
Updated Schematics.
001
06/2000
Original Document.
6 Intel® 80303 I/O Processor Design Guide
6 Page | |||
ページ | 合計 : 30 ページ | ||
|
PDF ダウンロード | [ GC80303 データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
GC80303 | I/O Processor | Intel |