|
|
PDF CY7C65215A Data sheet ( Hoja de datos )
| Número de pieza | CY7C65215A | |
| Descripción | USB-Serial Dual Channel Bridge | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CY7C65215A (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
CY7C65215
CY7C65215A
USB-Serial Dual Channel (UART/I2C/SPI)
Bridge with CapSense® and BCD
USB-Serial Dual Channel (UART/I2C/SPI) Bridge with CapSense® and BCD
Features
■ USB 2.0 certified, Full-Speed (12 Mbps)
❐ Support for communication driver class (CDC), personal
health care device class (PHDC), and vendor device class
❐ Battery charger detection (BCD) compliant with USB Battery
Charging Specification Rev 1.2 (Peripheral Detect only)
❐ Integrated USB termination resistors
■ Two-channel configurable UART interfaces
❐ CY7C65215 supports 2-pin, 4-pin and 6-pin UART interface
whereas CY7C65215A supports 2-pin, 4-pin, 6-pin and 8-pin
UART interface
❐ Data rates up to 3 Mbps
❐ 190 bytes each transmit and receive buffer per channel
❐ Data format:
• 7 or 8 data bits
• 1 or 2 stop bits
• No parity, even, odd, mark, or space parity
❐ Supports parity, overrun, and framing errors
❐ Supports flow control using CTS, RTS, DTR, DSR
❐ Supports UART break signal
❐ CY7C65215 supports dual channel RS232/RS422 interfaces
whereas CY7C65215A supports RS232/RS422/RS485
interfaces
■ Two-channel configurable SPI interfaces
❐ Data rate up to 3 MHz for SPI master and 1 MHz for SPI slave
❐ Data width: 4 bits to 16 bits
❐ 256 bytes for each transmit and receive buffer per channel
❐ Supports Motorola, TI, and National SPI modes
■ Two-channel configurable I2C interfaces
❐ Master/slave up to 400 kHz
❐ Supports multi-master I2C
❐ 256 bytes for each transmit and receive buffer per channel
■ CapSense®
❐ SmartSense™ Auto-Tuning is supported through a
Cypress-supplied configuration utility
❐ Max CapSense buttons: 8
❐ GPIOs linked to CapSense buttons
■ JTAG interface: JTAG master for code flashing at 400 kHz
■ General-purpose input/output (GPIO) pins: 17
■ Supports unique serial number feature for each device, which
fixes the COM port number permanently when USB-Serial
Bridge controller as CDC device plugs in
■ Configuration utility (Windows) to configure the following:
❐ Vendor ID (VID), Product ID (PID), and Product and Manu-
facturer descriptors
❐ UART/I2C/SPI/JTAG
USB Compliant
❐ CapSense
❐ Charger detection
❐ GPIO
■ Driver support for VCOM and DLL
❐ Windows 10: 32- and 64-bit versions
❐ Windows 8.1: 32- and 64-bit versions
❐ Windows 8: 32- and 64-bit versions
❐ Windows 7: 32- and 64-bit versions
❐ Windows Vista: 32- and 64-bit versions
❐ Windows XP: 32- and 64-bit versions
❐ Windows CE
❐ Mac OS-X: 10.6, and later versions
❐ Linux: Kernel version 2.6.35 onwards
❐ Android: Gingerbread and later versions
■ Clocking: Integrated 48-MHz clock oscillator
■ Supports bus-/self-powered configurations
■ USB suspend mode for low power
■ Operating voltage: 1.71 to 5.5 V
■ Operating temperature:
❐ Commercial: 0 °C to 70 °C
❐ Industrial: –40 °C to 85 °C
■ ESD protection: 2.2 kV HBM
■ RoHS compliant package
❐ 32-pin QFN (5 × 5 × 1 mm. 0.5 mm pitch)
■ Ordering part number
❐ CY7C65215-32LTXI
❐ CY7C65215A-24LTXI
Applications
■ Medical/healthcare devices
■ Point-of-Sale (POS) terminals
■ Test and measurement system
■ Gaming systems
■ Set-top box PC-USB interface
■ Industrial
■ Networking
■ Enabling USB connectivity in legacy peripherals
The USB-Serial Dual-Channel Bridge with CapSense and BCD (CY7C65215/CY7C65215A) is fully
compliant with the USB 2.0 specification and Battery Charging Specification v1.2, USB-IF Test-ID (TID)
40001521.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-81006 Rev. *J
• San Jose, CA 95134-1709 • 408-943-2600
Revised December 24, 2015
1 page  
CY7C65215
CY7C65215A
Serial Communication
CY7C65215/CY7C65215A has two serial communication blocks
(SCBs). Each SCB can implement UART, SPI, or an I2C
interface. A 256-byte buffer is available in both the TX and RX
lines.
Table 2 shows maximum speed supported on both SCBs when
they are configured as UART/I2C/SPI.
Table 2. Maximum Speed supported on both SCBs
No. Configuration
1 SCB0 = UART, SCB1 = Disabled
2 SCB0 = I2C Master, SCB1 = Disabled
3 SCB0 = I2CSlave, SCB1 = Disabled
4 SCB0 = SPI Master, SCB1 = Disabled
5 SCB0 = SPI Slave, SCB1 = Disabled
6 SCB0 = UART, SCB1 = UART
7 SCB0 = UART, SCB1 = I2C Master
SCB0 = I2C Master, SCB1 = UART
8 SCB0 = UART, SCB1 = I2C Slave
SCB0 = I2C slave, SCB1 = UART
9 SCB0 = UART, SCB1 = SPI Master
SCB1 = SPI Master, SCB0 = UART
10 SCB0 = UART, SCB1 = SPI Slave
SCB0 = SPI Slave, SCB1 = UART
11 SCB0 = I2C, SCB1 = I2C
12 SCB0 = SPI, SCB1 = SPI
SCB0 Maximum Speed
3M (Either TX/RX)
400 kHz (Both TX and RX)
400 kHz (Both TX and RX)
3M (Both TX and RX)
1M (Both TX and RX)
1M (Either TX/RX)
1M (Either TX/RX)
1M (Either TX/RX)
1M (Either TX/RX)
1M (Either TX/RX)
400 kHz (Both TX and RX)
1M (Both TX and RX)
SCB1 Maximum Speed
NA
NA
NA
NA
NA
1M (Either TX/RX)
400 kHz (Both TX and RX)
400 kHz (Both TX and RX)
1M (Both TX and RX)
1M (Both TX and RX)
400 kHz (Both TX and RX)
1M (Both TX and RX)
UART Interface
The UART interface provides asynchronous serial
communication with other UART devices operating at speeds of
up to 3 Mbps. It supports 7 to 8 data bits, 1 to 2 stop bits, odd,
even, mark, space, and no parity. The UART interface supports
full duplex communication with a signaling format that is
compatible with the standard UART protocol. In CY7C65215,
UART pins may be interfaced to industry standard
RS232/RS422 transceivers whereas in CY7C65215A these
UART pins may be interfaced to RS232/RS422/RS485.
CY7C65215/CY7C65215A supports common UART functions
such as parity error and frame error. In addition,
CY7C65215/CY7C65215A supports baud rates ranging from
300 baud to 3 Mbaud. UART baud rates can be set using the
configuration utility.
Notes:
Parity error gets detected when UART transmitter device is
configured for odd parity and UART receiver device is configured
for even parity.
Frame error gets detected when UART transmitter device is
configured for 7 bits data width and 1 stop bit, whereas UART
receiver device is configured for 8 bit data width and 2 stop bits.
UART Flow Control
The CY7C65215/CY7C65215A device supports UART
hardware flow control using control signal pairs such as RTS#
(Request to Send) / CTS# (Clear to Send) and DTR# (Data
Terminal Ready) / DSR# (Data Set Ready). Data flow control is
enabled by default. Flow control can be disabled using the
configuration utility.
The following section describes the flow control signals:
■ CTS# (Input) / RTS# (Output)
CTS# can pause or resume data transmission over the UART
interface. Data transmission can be paused by de-asserting the
CTS signal and resumed with CTS# assertion. The pause and
resume operation does not affect data integrity. With flow control
enabled, receive buffer has a watermark level of 93%. After the
data in the receive buffer reaches that level, the RTS# signal is
de-asserted, instructing the transmitting device to stop data
transmission. The start of data consumption by the application
reduces device data backlog. When it reaches the 75%
watermark level, the RTS# signal is asserted to resume data
reception.
■ DSR# (Input) /DTR# (Output)
DSR#/DTR# signals are used to establish the communication
link with the UART. These signals complement each other in their
functionality, similar to CTS# and RTS#.
Document Number: 001-81006 Rev. *J
Page 5 of 35
5 Page 
CY7C65215
CY7C65215A
nXRES
Table 8. nXRES DC Specifications
Parameter
VIH
VIL
Rpullup
Description
Input voltage high threshold
Input voltage low threshold
Pull-up resistor
CIN
Vhysxres
Input capacitance
Input voltage hysteresis
Table 9. nXRES AC Specifications
Parameter
Description
Tresetwidth
Reset pulse width
Table 10. UART AC Specifications
Parameter
FUART
Description
UART bit rate
Min
0.7 × VDDD
–
3.5
–
–
Typ Max
––
– 0.3 × VDDD
5.6 8.5
5–
100 –
Units
V
V
kΩ
pF
mV
Details/Conditions
Min Typ Max Units
1
––
µs
Details/Conditions
Min Typ Max Units
Details/Conditions
0.3
–
3000
kbps Single SCB: TX + RX
Dual SCB: TX or RX
Document Number: 001-81006 Rev. *J
Page 11 of 35
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet CY7C65215A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CY7C65215 | USB-Serial Dual Channel Bridge | Cypress Semiconductor |
| CY7C65215A | USB-Serial Dual Channel Bridge | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |