|
|
PDF NJW1143A Data sheet ( Hoja de datos )
| Número de pieza | NJW1143A | |
| Descripción | AUDIO PROCESSOR | |
| Fabricantes | New Japan Radio | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NJW1143A (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
NJW1143A
AUDIO PROCESSOR
Q GENERAL DESCRIPTION
The NJW1143A is an audio processor which includes volume,
balance, tone control, surround, simulated stereo and AGC
function.
Also the NJW1143A features high precision characteristics
about channel balance, it is less than ±1.0dB at –70dB
attenuation.
All of internal status and variables are controlled by I2C BUS.
Selectable 4-slave address is applicable to multi-speaker system.
It is suitable for any TV set.
Q PACKAGE OUTLINE
NJW1143AV
Q FEATURES
O Operating Voltage
O I2C BUS Interface
8 to 13V
(Fast mode applicable, Selectable 4-Slave address, 3V I/F applicable)
O Low Output Noise
O AGC Circuit (Selectable 4-stage compression level via I2C BUS)
O "eala" (NJRC Surround)
O Simulated Surround
O Bi-CMOS Technology
O Package Outline
SSOP32
Q BLOCK DIAGRAM
AGC
SRFIL
TONE TONE
-Ha -La
OUTa
INa
VOL1
TONE
VOL2
AGC
e ala
&
Sim ulate
Stere o
INb
VOL1
TONE
VOL2
I2C Bus
Interface
Bias
CVO
CBA
CTH
CTL
CSR
AUX0
AUX1
ADR0
ADR1
SCL
SDA
V+
GND
TONE TONE
-Hb -Lb
OUTb Vref
-1-
1 page  
TIMING ON THE I2C BUS (SDA,SCL)
NJW1143A
SDA
tf tr
SCL
tHD:S T A
S
tLOW
tSU:DAT
tf
tHD:ST A
tHD:DAT
tHIGH
tS U:S T A
Sr
tSP tr
tBUF
tSU:ST O
P
S
CHARACTERISTICS OF I/O STAGES FOR I2C BUS (SDA,SCL)
I2C BUS Load Conditions
STANDARD MODE : Pull up resistance 4kΩ (Connected to +5V), Load capacitance 200pF (Connected to GND)
FAST MODE :
Pull up resistance 4kΩ (Connected to +5V), Load capacitance 50pF (Connected to GND)
PARAMETER
Standard mode
Fast mode
SYMBOL
MIN. TYP. MAX. MIN. TYP. MAX.
UNIT
Low Level Input Voltage
High Level Input Voltage
Low level output voltage (3mA at SDA pin)
Input current each I/O pin with an input voltage
between 0.1VDD and 0.9VDDmax
VIL
VIH
VOL
Ii
0.0 - 1.5 0.0 - 1.5
2.7 - 5.0 2.7 - 5.0
0 - 0.4 0 - 0.4
V
V
V
-10 -
10 -10
-
10
µA
-5-
5 Page 
NJW1143A
Q DEFINITION OF I2C REGISTER
O I2C BUS FORMAT
MSB
LSB
MSB
LSB MSB
S Slave Address A Select Address A
1bit 8bit
1bit 8bit 1bit
S: Starting Term
A: Acknowledge Bit
P: Ending Term
O SLAVE ADDRESS
MSB
1 0 0 0 0 ADR1 ADR0
Data
8bit
LSB
R/W
LSB
A
P
1bit 1bit
ADR0, ADR1: Hardware pin programmable address bits
ADR1
ADR0
Address
0 0 80H
0 1 82H
1 0 84H
1 1 86H
R/W=0: Write mode for register setting
R/W=1: Not available
O CONTROL REGISTER TABLE
The select address sets each function (Volume, Balance, AGC, Tone Control, Surround etc.).
The auto-increment function cycles the select address as follows.
00H→01H→02H→03H→00H
Select
Address
00H
01H
02H
03H
D7
CHS
BCB
BCT
D6
BIT
D5 D4 D3
VOL
BAL
BASS
TREB
D2 D1 D0
AGC-SW
Don’t Care
SUR
AGC-FLAT
AUX1
AUX0
O CONTROL REGISTER DEFAULT VALUE
Control register default value is all “0”.
Select
BIT
Address
D7
D6
D5
D4
D3
D2
D1
D0
00H 0 0 0 0 0 0 0 0
01H 0 0 0 0 0 0 0 0
02H 0 0 0 0 0 0 0 0
03H 0 0 0 0 0 0 0 0
- 11 -
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet NJW1143A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NJW1143 | AUDIO PROCESSOR | New Japan Radio |
| NJW1143A | AUDIO PROCESSOR | New Japan Radio |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |