DataSheet.jp

UPD8080AF-1 の電気的特性と機能

UPD8080AF-1のメーカーはNECです、この部品の機能は「8-BIT N-CHANNEL MICROPROCESSOR」です。


製品の詳細 ( Datasheet PDF )

部品番号 UPD8080AF-1
部品説明 8-BIT N-CHANNEL MICROPROCESSOR
メーカ NEC
ロゴ NEC ロゴ 




このページの下部にプレビューとUPD8080AF-1ダウンロード(pdfファイル)リンクがあります。
Total 14 pages

No Preview Available !

UPD8080AF-1 Datasheet, UPD8080AF-1 PDF,ピン配置, 機能
NEe Microcomputers, Inc.
JLPD8080AF 8-BIT N-CHANNEL
MICROPROCESSOR FAMILY
NEe
fLPD8080AF
fL PD8080AF·2
fL PD8080AF·1
DESCRIPTION
FEATURES
The IlPD8080AF is a complete 8-bit parallel processor for use ill general purpose
digital computer systems_ It is fabricated on a single LSI chip using N-channel silicon
gate MOS process, which offers much higher performance than conventional micro-
processors (1.28Ils minimum instruction cycle). A complete microcomputer system
is formed when the IlPD8080AF is interfaced with I/O ports (up to 256 input and 256
output ports) and any type or speed of semiconductor memory. It is available in a
40 pin ceramic or plastic package.
78 Powerful Instructions
• Three Devices - Three Clock Frequencies
pPD8080AF - 2.0 MHz
IlPD8080AF-2 - 2.5 MHz
uPD8080AF-l - 3.0 MHz
• Direct Access to 64K Bytes of Memory with 16-Bit Program Counter
• 256 8-Bit I nput Ports and 256 8-Bit Output Ports
• Double Length Operations Including Addition
• Automatic Stack Memory Operation with 16-Bit Stack Pointer
• TTL Compatible (Except Clocks)
• Multi-byte Interrupt Capability
• Fully Compatible with Industry Standard 8080A
• Available in either Plastic or Ceramic Package
PIN CONFIGURATION
AlO
VSS
D4
D5
D6
D7
D3
D2
Dl
DO
VBB
RESET
HOLD
INT
<1>2
INTE
DBIN
WR
SYNC
VCC
1
2
3
4
5
6
7
S
9
10
,",PO
118080AF
12
13
14 27
15
16 25
17
18
19
20 21
All
A14
A13
A12
A15
A9
AS
A7
A6
A5
A4
A3
VDD
A2
AI
AO
WAIT
READY
<1>1
HLDA
II
Rev/l
383

1 Page





UPD8080AF-1 pdf, ピン配列
PIN IDENTIFICATION
PIN
NO. SYMBOL
NAME
J.L PD8080AF
FUNCTION
1,
25.27,
29·40
A15 - AO
Address 8us
(output three-
state)
The address bus is used to address memory (up to 64K S·bit words)
or specify the I/O device number (up to 256 input and 256 output
devices), AO is the least significant bit.
2 VSS
Ground (input)
Ground
3·10 D7 - DO
Data Bus (input/
output three-state)
The bidirectional data bus communicates between the processor,
memory, and 1/0 devices for instructions and data transfers. Dur-
ing each sync time, the data bus contains a status word that
describes the current machine cycle. DO is the least significant bit.
11 Vss
Vas Supply Voltage '-5V ± 5%
(input)
12 RESET
Reset !input)
If the RESET signal is activated, the program counter is cleared.
aAfter RESET, the program starts at location in memolY. The
INTE and HLDA flip·flops are also reset. The flags, accumulator,
stack pointer, and registers are not cleared. (Note: External syn·
chronization is not required for the RESET input signal which
must be active for a minimum of 3 clock periods.)
13 HOLD
Hold (input)
HOLD requests the processor to enter the HOLD state. The HOLD
state allows an external device to gain control of the /lPD8080AF
address and data buses as soon as the ,uPD8080AF has completed
its use of these buses for the current machine cycle. It is recog·
··nized under the following conditions:
The processor is in the HALT state.
The processor is in the T2 or TW stage and the READY signal
IS active.
As a result of entering the HOLD state, the ADDR ESS BUS
(A15 - AO) and DATA BUS (07 - 00) are in their high imped·
ance state. The processor indicates its state on the HOLD
ACKNOWLEDGE (HLDAI p;n.
14 INT
Interrupt Request
(input)
The ,uPDB080AF recognizes an interrupt request on this line at
the end of the current instruction or while halted. If the
pPD80BOAF is in the HOLD state, or if the Interrupt Enable
Hip-flop is reset, it will not honor the request.
15 ¢2
Phase Two (input)
Phase two of processor clock.
CD16 INTE
Interrupt Enable
INTE indicates the content of the internal interrupt enable flip-
(output)
flop. This flip·flop is set by the Enable (EI) or reset by the
Disable (01) interrupt instructions and inhibits interrupts from
being accepted by the processor when it is reset. INTE is auto-
matically reset Jdisabling further interrupts) during T 1 of the
instruction fetch cycle (M 1) when an interrupt is accepted and
is also reset by the RESET signal.
17 DSIN
Data Bus In
(output)
DBIN indicates that the data bus is in the input mode. This
signal is used to enable the gating of data onto the ,uPD8080AF
data bus from memory or input ports.
lS WR
19 SYNC
20 VCC
Write (output)
Synchronizing Signal
(output)
VCC Supply
Voltage (input)
WR is used for memory WR ITE or I/O output control. The data
on the data bus is valid while the WR signal is active (WR ::= 0).
The SYNC signal indicates the beginning of each machine cycle.
+5V ± 5%
II
21 HLDA
22 ¢1
Hold Acknowledge
(output)
Phase One (input)
HLOA is in response to the HOLD signal and indicates that the
data and address bus will go to the high impedance state. The
··HLDA signal begins at:
T3 for READ memory or input operations.
The clock period following T3 for WRITE memory or
OUTPUT operations.
In either case, the H LOA appears after the rising edge of ¢1 and
high impedance occurs after the rising edge of ¢2.
Phase one of processor clock.
23 READY Ready (input)
The READY signal indicates to the /-IP08080AF that valid mem-
ory or input data is available on the ,uPDB080AF data bus.
READY ;s used to synchronize the processor with slower memory
or t/O devices. If after sending an address out, the ,uPD80BOAF
does not receive a high on the READY pin, the ,uPDB080AF enters
a WAIT state for as long as the READY pin is low. (READY can
also be used to single step the processor.)
24 WAIT
Wait (output)
The WAIT signal indicates that the processor is in a WAIT state.
28 VDD
VDO Supply Voltage +12V ± 5%
(input)
CDNote_ After the EI inuruction, the ,..PD8080AF accepts interrupts on the second instruction follOllvtng the EI. ThiS
allo'NS proper execution of the RET instruction if an interrupt operation is pending after the service routine.
385


3Pages


UPD8080AF-1 電子部品, 半導体
,...PD8080AF
Ta = O°C to +70°C, VOO = +12V ± 5%, Vee = +5V ± 5%, Ves = -5V ± 5%, Vss = av, unless otherwise
specified.
PARAMETER
SYMBOL
LIMITS
MIN TYP MAX
UNIT
rEST CONOITIONS
Clock Period
Clock Rise and Fall Time
411 Pulse Width
(/>2 Pulse Width
Delay </>1 to </>2
Delay </>2 to </>1
Delay 411 to 4>2 Leading Edges
Address Output Delay From 1>2
Data Output Delay From ¢2
Signal Output Delay From 1/)1,
or </>2 (SYNC. WR. WAIT.
HLDA)
DBIN Delay From </>2
Delay for Input Bus to Enter
Input Mode
Data Setup Time During ¢1 and
DBIN
Data Setup Time to 412 During
DBIN
Data Hold Time From rp2 During
DBIN
INTE Output Detay From ¢2
READY Setup Time During ¢2
HOLD Setup Time to cfJ2
tNT Setup Time During </>2
(for all modes)
Hold Time from ¢2 (READY,
INT, HOLD)
Delay to Float During Hold
(Address and Data Bus)
Address Stable Prior to WR
Output Data Stable Prior to WR
Output Data Stable From WA
Address Stable from WR
HLDA to Float Delay
WR to Float Delay
Address Hold Time After DBIN
during HLDA
tCY@
tr,tf
t</>l
t</>2
tDl
tD2
tD3
tDA@
tDD@
0.32
0
50
145
0
60
60
tDC@
tDF@
tDI CD
25
tDSl
tDS2
tDH CD
tiE ~
'RS
tHS
10
120
CD
90
120
tiS 100
tH 0
tFD
tAW@
tDW@
tWD@
0tWA
tHF (6)
tWF ®
tAH @
®
®
7
8
9
-20
2.0 ,usee
25 nsec
nSec
nsec
nsec
nsec
nsec
150 nsec
CL = 50 pF
180 nsec
110 nsec CL = 50 pF
130 nsec
tDF nsec
nsec
nsec
nsec
200 nsec CL - 50 pF
nsec
nsec
nsec
nsec
120 nsec
nsec
nsec
nsec
nsec
nsec
nsec
CL = 50 pF: Addre..,
Data
CL = 50 pF: WR,
HLDA, DB IN
nsec
Notes Continued:
@ The following are relevant when interfacing the .uPDB080AF to devices having VIH = 3.3V.
a. Maximum output rise time. from O.BV to 3.3V = 100 ns at CL = SPEC.
b. Output delay when measured to 3.0V = SPEC +60 ns at CL = SPEC.
c. If CL oF SPEC, add 0.6 ns/pF if CL > CSPEC. subtract 0.3 ns/pF (from modified delay) if
CL < CSPEC.
AC CHARACTERISTICS
MPD8080A F-1
388

6 Page



ページ 合計 : 14 ページ
 
PDF
ダウンロード
[ UPD8080AF-1 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
UPD8080AF-1

8-BIT N-CHANNEL MICROPROCESSOR

NEC
NEC
UPD8080AF-2

8-BIT N-CHANNEL MICROPROCESSOR

NEC
NEC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap