DataSheet.jp

UM6522A の電気的特性と機能

UM6522AのメーカーはUMCです、この部品の機能は「VERSATILE INTERFACE ADAPTER」です。


製品の詳細 ( Datasheet PDF )

部品番号 UM6522A
部品説明 VERSATILE INTERFACE ADAPTER
メーカ UMC
ロゴ UMC ロゴ 




このページの下部にプレビューとUM6522Aダウンロード(pdfファイル)リンクがあります。

Total 17 pages

No Preview Available !

UM6522A Datasheet, UM6522A PDF,ピン配置, 機能
UM6522/ UM6522A
Versatile Interface Adapter(VIA)
Features
• Two 8-bit bidirectional I/O ports
• Two 16-bit programmable timer/counters
• Serial data port
• Single +5V power supply
• TTL compatible expect Port A
• CMOS compatible peripheral Port A lines
• Expanded "handshake" capability allows positive
control of data transfers between processor and periph-
eral devices
• Latched output and input registers
• 1 MHz and 2 MHz operation
General Description
The UM6522 Versatile Interface Adapter (VIA) is a very
flexible I/O control device. In addition, this device con-
tains a pair of very powerful 16-bit interval timers, a serial-
to-parallel/parallel-to-serial shift register and input data
latching on the peripheral ports. Expanded handshaking
capability allows control of bi-directional data transfers
between VIA's in multiple processor systems.
Control of peripheral devices is handled primarily through
two 8-bit bi-directional ports. Each line can be program-
med as either an input or an output. Serveral peripheral
I/O lines can be controlled directly from the interval timers
for generating programmable frequency square waves or
for counting externally generated pulses. To facilitate
control of the many powerful features of this chip, an
interrupt flag register, an interrupt enable register and a
pair of function control registers are provided.
Pin· Configuration
VSS
PAO
PAl
PA2
PA3
PA4
PA5
PA6
PA7
PBO
PBl
PB2
PB3
PB4
PB5
PB6
PB7
CBl
CB2
VCC
Block Diagram
CAl
CA2
RSO
RSl
RS2
RS3
RES
00
01
02
03
04
05
06
07
<1>2
CSl
CS2
R/Iii
IRQ
DATA
BUS
AS3
1----+-+---- CB1
1 - - - - * - - - _ ce2
PORTB
7':"'63

1 Page





UM6522A pdf, ピン配列
Read Timing Characteristics (Figure 3.)
Symbol
Parameter
TCY
T ACR
TCAR
T pCR
TCOR
THR
Cycle Time
Address Set- Up Time
Address Hold Time
Peripheral Data Set- Up Time
Data Bus Delay Time
Data Bus Hold Time
Note: tr, tf == 10 to 30ns.
UM6522/ UM6522A
UM6522
Min.
1
180
0
300
Max.
50
-
-
-
- 340
10 -
UM6522A
Min.
0.5
90
0
300
-
Max.
50
-
-
-
200
10 -
Units
JJ.S
ns
ns
ns
ns
ns
cfJ2 CLOCK
~==jt===t=l=:~~~~~~~~~~~~~~.C=H~IIPSSTEELRECSTESL,ECTS, ............~~~.wT ~
PERIPHERAL
DATA
DATA BUS -----------~~-+--KJDA'rA
Figure 3. Read Timing Characteristics
Write Timing Characteristics (Figure 4.)
Symbol
TCY
Tc
T ACW
T CAW
T WGW
Tcww
T DCW
T HW
Tcpw
TCMOS
Parameter
Cycle Time
</>2 Pulse Width
Address Set- Up Time
Address Hold Time
RN.J Set- Up Time
RfN Hold Time
Data Bus Set-Up Time
Data Bus Hold Time
Peripheral Data Delay Time
Peripheral Data Delay Time
to CMOS Levels
UM6522
Min.
Max.
1 50
0.44
25
180 -
0-
180 -
0-
300 -
10 -
- 1.0
- 2.0
UM6522A
Min.
Max.
0.50
50
0.22
25
90 -
0-
90 -
0-
150 -
10 -
- 1.0
- 2.0
Note: tr, tf == 10 to 30ns.
Units
JJ.S
JJ.S
ns
ns
ns
ns
ns
ns
JJ.s
JJ.s
cfJ2 CLOCK
CHIP SELECTS,
REGISTER SELECTS, ......~~.....~~ -r'-----1-------I--......;;".- ~................~~~;:",:",;:.;:",:",;:.~;:",:",;:.~
R/W
PERIPHERAL ~~~~~~~~~"""~~~~~~~~~~~'---..:..::..:.;.:..::.:..:..:.:..::..:..::..:.:.:.: VCC
DATA
Figure 4. Write Timing Characteristics
7-65


3Pages


UM6522A 電子部品, 半導体
(l)uMC
UM6522!UM6522A
~~
SHIFT DATA
(OUTPUT)
CBl
SHIFT CLOCK
(INPUT OR OUTPUT)
.
~
.
___
~
L
DELAY TIME MEASURED FROM THE FIRST¢2
FALLING EDGE AFTER CBl FALLING EDGE.
Figure 5f. Timing for Shift Out with Internal or External Shift Clocking
CB2
SHIFT
,
DATA
~~~~~_~
~~~~~~~~_
_-+________-+____+-_____________________________
(INPUT)'"
I
CBl
SHIFT CLOCK
(INPUT OR OUTPUT)
SETUP TIME MEASURED TO THE FIRST
RISING EDGE AFTER CBl RISING EDGE
Figure 5g. Timing for Shift in with Internal or External Shift Clocking
CBl
SHIFT CLOCK
INPUT
PB6
PULSE COUNT
INPUT
) :rr:TICW
TICS
Figure 5h. External Shift Clocking
T:.__ TIPW
:IT TIPS
Figure 5i. Pulse Count Input Timing
:r-
}
CA1,CA2~t--TPWI ~~ ~~.CB1,CB2
_____________________
GENERATING
EDGE
Figure 5j. Setup Time to Triggering Edge
Figure 5k. Shift-in/out with Internal Clock Delay CD2 to CB1 Edge
7-68

6 Page



ページ 合計 : 17 ページ
 
PDF
ダウンロード
[ UM6522A データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
UM6522

VERSATILE INTERFACE ADAPTER

UMC
UMC
UM6522A

VERSATILE INTERFACE ADAPTER

UMC
UMC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap