DataSheet.jp

SN74LS73A の電気的特性と機能

SN74LS73AのメーカーはMotorola Semiconductorsです、この部品の機能は「DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP」です。


製品の詳細 ( Datasheet PDF )

部品番号 SN74LS73A
部品説明 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
メーカ Motorola Semiconductors
ロゴ Motorola Semiconductors ロゴ 




このページの下部にプレビューとSN74LS73Aダウンロード(pdfファイル)リンクがあります。

Total 3 pages

No Preview Available !

SN74LS73A Datasheet, SN74LS73A PDF,ピン配置, 機能
DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These
dual flip-flops are designed so that when the clock goes HIGH, the inputs are
enabled and data will be accepted. The logic level of the J and K inputs may
be allowed to change when the clock pulse is HIGH and the bistable will per-
form according to the truth table as long as minimum set-up times are ob-
served. Input data is transferred to the outputs on the negative-going edge of
the clock pulse.
SN54/74LS73A
DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY
Q
13 (8)
K
3 (10)
LOGIC DIAGRAM (Each Flip-Flop)
1 (15)
CLOCK (CP)
Q
12 (9)
CLEAR
2 (6)
J
14 (7)
MODE SELECT — TRUTH TABLE
OPERATING MODE
INPUTS
CD J
K
OUTPUTS
QQ
Reset (Clear)
Toggle
Load “0” (Reset)
Load “1” (Set)
Hold
LXXLH
Hh h q q
H l hLH
Hh l HL
Hl l qq
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time
l, h (q) = prior to the HIGH to LOW clock transition.
14
1
J SUFFIX
CERAMIC
CASE 632-08
14
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
LOGIC SYMBOL
14 J
Q 12 7 J
Q9
1 CP
5 CP
3 K CD Q 13 10 K CD Q 8
2
VCC = PIN 4
GND = PIN 11
6
FAST AND LS TTL DATA
5-68

1 Page





SN74LS73A pdf, ピン配列
SN54 / 74LS73A
AC WAVEFORMS
J or K *
CP
Q
Q
ts(L)
1.3 V
th(L) = 0
tW(L)
tPHL
1.3 V
1.3 V
ts(H) th(H) = 0
1.3 V
1
fMAX
tW(H)
1.3 V
tPLH
1.3 V
tPLH tPHL
1.3 V 1.3 V
*The shaded areas indicate when the input is permitted to change for predictable output performance.
Figure 1. Clock to Output Delays, Data
Set-Up and Hold Times, Clock Pulse Width
SET
CLEAR
Q
Q
tW
1.3 V
1.3 V
tPLH
1.3 V
tPHL
1.3 V
tW
1.3 V 1.3 V
tPHL
1.3 V
tPLH
1.3 V
Figure 2. Set and Clear to Output Delays,
Set and Clear Pulse Widths
FAST AND LS TTL DATA
5-70


3Pages





ページ 合計 : 3 ページ
 
PDF
ダウンロード
[ SN74LS73A データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
SN74LS73A

Dual J-K Flip-Flops With Clear

Texas Instruments
Texas Instruments
SN74LS73A

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Motorola Semiconductors
Motorola Semiconductors


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap