DataSheet.jp

PDF 8T74S208 Data sheet ( 特性 )

部品番号 8T74S208
部品説明 2.5V Differential LVDS Clock Divider and Fanout Buffer
メーカ IDT
ロゴ IDT ロゴ 

このページの下部にプレビューと8T74S208ダウンロード(pdfファイル)リンクがあります。

Total 18 pages

No Preview Available !

8T74S208 Datasheet, 8T74S208 PDF,ピン配置, 機能
2.5V Differential LVDS Clock Divider
and Fanout Buffer
8T74S208
DATA SHEET
General Description
The 8T74S208 is a high-performance differential LVDS clock divider
and fanout buffer. The device is designed for the frequency division
and signal fanout of high-frequency, low phase-noise clocks. The
8T74S208 is characterized to operate from a 2.5V power supply.
Guaranteed output-to-output and part-to-part skew characteristics
make the 8T74S208 ideal for those clock distribution applications
demanding well-defined performance and repeatability. The
integrated input termination resistors make interfacing to the
reference source easy and reduce passive component count. Each
output can be individually enabled or disabled in the high-impedance
state controlled by a I2C register. On power-up, all outputs are
enabled.
Features
• One differential input reference clock
• Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
• Integrated input termination resistors
• Eight LVDS outputs
• Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
• Maximum input clock frequency: 1GHz
• LVCMOS interface levels for the control inputs
• Individual output enabled/ disabled by I2C interface
• Output skew: 45ps (maximum)
• Output rise/fall times: 350ps (maximum)
• Low additive phase jitter, RMS: 96fs (typical)
• Full 2.5V supply voltage
• Outputs enabled at power up
• Lead-free (RoHS 6) 32-Lead VFQFN packaging
• -40°C to 85°C ambient operating temperature
Block Diagram
IN
nIN
50
fREF
÷1, ÷2,
÷4, ÷8
50
VT
FSEL[1:0] Pulldown (2)
2
SDA Pullup
SCL Pullup
ADR[1:0] Pulldown (2)
2
I2C
8
Pin Assignment
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
Q6
nQ6
ADR1
GND
Q0
nQ0
Q1
nQ1
GND
VDDO
 
32 31 30 29 28 27 26 25
1 24
2 23
3 22
4 21
8T74S208
5 20
6 19
7 18
8 17
9 10 11 12 13 14 15 16
FSEL0
GND
nQ7
Q7
nQ6
Q6
GND
VDDO
Q7 32-Lead VFQFN
nQ7 5mm x 5mm x 0.925mm
package body
NL Package, Top View
8T74S208 REVISION 1 09/10/14
1 ©2014 Integrated Device Technology, Inc.

1 Page





8T74S208 pdf, ピン配列
8T74S208 DATA SHEET
Function Tables
Input Frequency Divider Operation
The FSEL1 and FSEL0 control pins configure the input frequency
divider. In the default state (FSEL[1:0] are set to logic 0:0 or left open)
the output frequency is equal to the input frequency (divide-by-1).
The other FSEL[1:0] settings configure the input divider to
divide-by-2, 4 or 8, respectively.
Table 3A. FSEL[1:0] Input Selection Function Table1
Input
FSEL1
FSEL0 Operation
0 (default)
0
1
1
0 (default)
1
0
1
fQ[7:0] = fREF ÷ 1
fQ[7:0] = fREF ÷ 2
fQ[7:0] = fREF ÷ 4
fQ[7:0] = fREF ÷ 8
NOTE: 1. FSEL1, FSEL0 are asynchronous controls
Output Enable Operation
The output enable/disable state of each individual differential output
Qx, nQx can be set by the content of the I2C register (see Table 3C).
A logic zero to an I2C bit in register 0 enables the corresponding
differential output, while a logic one disables the differential output
(see Table 3B). After each power cycle, the device resets all I2C bits
(Dn) to its default state (logic 0) and all Qx, nQx outputs are enabled.
After the first valid I2C write, the output enable state is controlled by
the I2C register. Setting and changing the output enable state through
the I2C interface is asynchronous to the input reference clock.
Table 3B. Individual Output Enable Control
Bit
Dn
0 (default)
1
Operation
Output Qx, nQx is enabled.
Output Qx, nQx is disabled in high-impedance
state.
Table 3C. Individual output enable control
Bit D7 D6 D5 D4 D3 D2 D1 D0
Output Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0
Default 0 0 0 0 0 0 0 0
I2C Interface Protocol
The 8T74S208 uses an I2C slave interface for writing and reading the
device configuration to and from the on-chip configuration registers.
This device uses the standard I2C write format for a write transaction,
and a standard I2C read format for a read transaction. Figure 1
defines the I2C elements of the standard I2C transaction. These
elements consist of a start bit, data bytes, an acknowledge or
Not-Acknowledge bit and the stop bit. These elements are arranged
to make up the complete I2C transactions as shown in Figure 2 and
Figure 3. Figure 2 is a write transaction while Figure 3 is read
transaction. The 7-bit I2C slave address of the 8T74S208 is a
combination of a 5-bit fixed address and two variable bits which are
set by the hardware pins ADR[1:0] (binary 11010, ADR1, ADR0). Bit
0 of slave address is used by the bus controller to select either the
read or write mode. The hardware pins ADR1 and ADR0 should be
individually set by the user to avoid address conflicts of multiple
8T74S208 devices on the same bus.
Table 3D. I2C Slave Address
765432 1 0
1 1 0 1 0 ADR1 ADR0 R/W
SCL
SDA
START
Valid Data
Acknowledge
Figure 1. Standard I2C Transaction
STOP
START (S) – defined as high-to-low transition on SDA while holding
SCL HIGH.
DATA – between START and STOP cycles, SDA is synchronous with
SCL. Data may change only when SCL is LOW and must be stable
when SCL is HIGH.
ACKNOWLEDGE (A) – SDA is driven LOW before the SCL rising
edge and held LOW until the SCL falling edge.
STOP (S) – defined as low-to-high transition on SDA while holding
SCL HIGH
S DevAdd W A Data Byte A P
Figure 2. Write Transaction
S DevAdd R A Data Byte
Figure 3. Read Transaction
AP
S
W
R
A
DevAdd
P
Start or Repeated Start
R/W is set for Write
R/W is set for Read
Ack
7 bit Device Address
Stop
REVISION 1 09/10/14
3 2.5V DIFFERENTIAL LVDS CLOCK DIVIDER AND FANOUT BUFFER


3Pages


8T74S208 電子部品, 半導体
8T74S208 DATA SHEET
AC Electrical Characteristics
Table 5. AC Electrical Characteristics, VDD = VDDO = 2.5V ± 5%, TA = -40°C to 85°C1
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum Units
Input
fREF Frequency IN, nIN
fSCL I2C Clock Frequency
Buffer Additive Phase Jitter,
tJIT
RMS; refer to Additive Phase
fREF =156.25MHz,
Jitter Section, measured with Integration Range: 12kHz – 20MHz
FSEL[1:0] = 00
1 GHz
400 MHz
96 120 fs
FSEL[1:0] = 00
420
620 ps
tPD
Propagation IN, nIN to
Delay2
Qx, nQx
FSEL[1:0] = 01
FSEL[1:0] = 10
580
680
800 ps
920 ps
tsk(o)
Output Skew3, 4
FSEL[1:0] = 11
780
1050
45
ps
ps
tsk(p)
tsk(pp)
Pulse Skew
Part-to-Part Skew4, 5, 6
FSEL[1:0] = 00
55 ps
200 ps
FSEL[1:0] = 00
50 %
odc Output Duty Cycle7
FSEL[1:0] = 01
FSEL[1:0] = 10
48 50 52 %
48 50 52 %
FSEL[1:0] = 11
48 50 52 %
Output Enable and Disable
Output Enable/ Disable State
tPDZ
Time8
from/ to Active/ Inactive
1 µs
tR / tF
Output Rise/ Fall Time
20% to 80%
10% to 90%
155 230 ps
245 350 ps
NOTE: 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications
after thermal equilibrium has been reached under these conditions.
NOTE: 2. Measured from the differential input crosspoint to the differential output crosspoint.
NOTE: 3. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoint.
NOTE: 4. This parameter is defined in accordance with JEDEC Standard 65.
NOTE: 5. Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and
with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.
NOTE: 6. Part-to-part skew specification does not guarantee divider synchronization among devices.
NOTE: 7. If FSEL[1:0] = 00 (divide-by-one), the output duty cycle will depend on the input duty cycle.
NOTE: 8. Measured from SDA rising edge of I2C stop command.
2.5V DIFFERENTIAL LVDS CLOCK DIVIDER AND FANOUT BUFFER
6
REVISION 1 09/10/14

6 Page



ページ 合計 : 18 ページ
 
PDF
ダウンロード
[ 8T74S208.PDF ]


共有リンク

Link :


おすすめデータシート

部品番号部品説明メーカ
8T74S208

2.5V Differential LVDS Clock Divider and Fanout Buffer

IDT
IDT
8T74S208A-01

2.5V Differential LVDS Clock Divider and Fanout Buffer

IDT
IDT
8T74S208C-01

2.5 V Differential LVDS Clock Divider and Fanout Buffer

IDT
IDT


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap