DataSheet.jp

A29400A の電気的特性と機能

A29400AのメーカーはAMICです、この部品の機能は「Boot Sector Flash Memory」です。


製品の詳細 ( Datasheet PDF )

部品番号 A29400A
部品説明 Boot Sector Flash Memory
メーカ AMIC
ロゴ AMIC ロゴ 




このページの下部にプレビューとA29400Aダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

A29400A Datasheet, A29400A PDF,ピン配置, 機能
A29400A Series
512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only,
Boot Sector Flash Memory
Document Title
512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
Revision History
Rev. No.
0.0
1.0
1.1
History
Initial issue
Add –U grade spec.
Update ICC3, VIH, Absolute Maximum Rating, Program/Erase time
and Data Retention
Page 12: Adjust the Notes in Table 5
Issue Date
June 3, 2013
May 9, 2014
Remark
Preliminary
Final
August 11, 2015
(August, 2015, Version 1.1)
AMIC Technology, Corp.
AMIC reserves the right to change products and specifications discussed herein without notice.

1 Page





A29400A pdf, ピン配列
Pin Configurations
A15
A14
A13
A12
A11
A10
A9
A8
NC
NC
WE
RESET
NC
NC
RY/BY
NC
A17
A7
A6
A5
A4
A3
A2
A1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
„ TSOP (I)
A29400AV
A29400A Series
48 A16
47 BYTE
46 VSS
45 I/O15(A-1)
44 I/O7
43 I/O14
42 I/O6
41 I/O13
40 I/O5
39 I/O12
38 I/O4
37 VCC
36 I/O11
35 I/O3
34 I/O10
33 I/O2
32 I/O9
31 I/O1
30 I/O8
29 I/O0
28 OE
27 VSS
26 CE
25 A0
(August, 2015, Version 1.1)
2 AMIC Technology, Corp.


3Pages


A29400A 電子部品, 半導体
A29400A Series
Word/Byte Configuration
The BYTE pin determines whether the I/O pins I/O15-I/O0
operate in the byte or word configuration. If the BYTE pin is
set at logic ”1”, the device is in word configuration, I/O15-I/O0
are active and controlled by CE and OE .
If the BYTE pin is set at logic “0”, the device is in byte
configuration, and only I/O0-I/O7 are active and controlled by
CE and OE . I/O8-I/O14 are tri-stated, and I/O15 pin is used
as an input for the LSB(A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive
the CE and OE pins to VIL. CE is the power control and
selects the device. OE is the output control and gates array
data to the output pins. WE should remain at VIH all the
time during read operation. The internal state machine is set
for reading array data upon device power-up, or after a
hardware reset. This ensures that no spurious alteration of
the memory content occurs during the power transition. No
command is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid data
on the device data outputs. The device remains enabled for
read access until the command register contents are
altered.
See "Reading Array Data" for more information. Refer to the
AC Read Operations table for timing specifications and to
the Read Operations Timings diagram for the timing
waveforms, lCC1 in the DC Characteristics table represents
the active current specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which includes
programming data to the device and erasing sectors of
memory), the system must drive WE and CE to VIL, and
OE to VIH. An erase operation can erase one sector,
multiple sectors, or the entire device. The Sector Address
Tables indicate the address range that each sector
occupies. A "sector address" consists of the address inputs
required to uniquely select a sector. See the "Command
Definitions" section for details on erasing a sector or the
entire chip, or suspending/resuming the erase operation.
After the system writes the autoselect command sequence,
the device enters the autoselect mode. The system can
then read autoselect codes from the internal register (which
is separate from the memory array) on I/O7 - I/O0. Standard
read cycle timings apply in this mode. Refer to the
"Autoselect Mode" and "Autoselect Command Sequence"
sections for more information.
ICC2 in the DC Characteristics table represents the active
current specification for the write mode. The "AC
Characteristics" section contains timing specification tables
and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status bits
on I/O7 - I/O0. Standard read cycle timings and ICC read
specifications apply. Refer to "Write Operation Status" for
more information, and to each AC Characteristics section
for timing diagrams.
Standby Mode
When the system is not reading or writing to the device, it
can place the device in the standby mode. In this mode,
current consumption is greatly reduced, and the outputs are
placed in the high impedance state, independent of the OE
input.
The device enters the CMOS standby mode when the CE
& RESET pins are both held at VCC ± 0.5V. (Note that this
is a more restricted voltage range than VIH.) The device
enters the TTL standby mode when CE is held at VIH, while
RESET is held at VCC±0.5V. The device requires the
standard access time (tCE) before it is ready to read data.
If the device is deselected during erasure or programming,
the device draws active current until the operation is
completed.
ICC3 in the DC Characteristics tables represents the standby
current specification.
Output Disable Mode
When the OE input is at VIH, output from the device is
disabled. The output pins are placed in the high impedance
state.
RESET : Hardware Reset Pin
The RESET pin provides a hardware method of resetting
the device to reading array data. When the system drives
the RESET pin low for at least a period of tRP, the device
immediately terminates any operation in progress, tristates
all data output pins, and ignores all read/write attempts for
the duration of the RESET pulse. The device also resets
the internal state machine to reading array data. The
operation that was interrupted should be reinitiated once the
device is ready to accept another command sequence, to
ensure data integrity.
The RESET pin may be tied to the system reset circuitry. A
system reset would thus also reset the Flash memory,
enabling the system to read the boot-up firmware from the
Flash memory.
Refer to the AC Characteristics tables for RESET
parameters and diagram.
(August, 2015, Version 1.1)
5 AMIC Technology, Corp.

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ A29400A データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
A29400

512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only/ Boot Sector Flash Memory

AMIC Technology
AMIC Technology
A29400A

Boot Sector Flash Memory

AMIC
AMIC
A29400B

Boot Sector Flash Memory

AMIC
AMIC
A29400TM-55

512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only/ Boot Sector Flash Memory

AMIC Technology
AMIC Technology


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap