DataSheet.jp

IS61WV51216EDBLL PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 IS61WV51216EDBLL
部品説明 512K x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM
メーカ ISSI
ロゴ ISSI ロゴ 



Total 19 pages
		

No Preview Available !

IS61WV51216EDBLL Datasheet, IS61WV51216EDBLL PDF,ピン配置, 機能
IS61WV51216EDALL
IS61/64WV51216EDBLL
512K x 16 HIGH-SPEED ASYNCHRONOUS
CMOS STATIC RAM WITH ECC
FEBRUARY 2013
FEATURES
• High-speed access times: 8, 10, 20 ns
• High-performance, low-power CMOS process
• Multiple center power and ground pins for greater
noise immunity
Easy memory expansion with CE and OE options
CE power-down
• Fully static operation: no clock or refresh
required
• TTL compatible inputs and outputs
• Single Power Supply
– Vdd = 1.65V to 2.2V (IS61WV51216EDALL)
– Vdd = 2.4V to 3.6V (IS61/64WV51216EDBLL)
• Packages available:
48-ball miniBGA (6mm x 8mm)
– 44-pin TSOP (Type II)
• Industrial and Automotive Temperature Support
• Lead-free available
• Data control for upper and lower bytes
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION
The ISSI IS61WV51216EDALL and
IS61/64WV51216EDBLL are high-speed, 8M-bit static
RAMs organized as 512K words by 16 bits. It is fabri-
cated using ISSI's high-performance CMOS technology.
This highly reliable process coupled with innovative
circuit design techniques, yields high-performance and
low power consumption devices.
When CE is HIGH (deselected), the device assumes
a standby mode at which the power dissipation can be
reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip En-
able and Output Enable inputs, CE and OE. The active
LOW Write Enable (WE) controls both writing and read-
ing of the memory. A data byte allows Upper Byte (UB)
and Lower Byte (LB) access.
The device is packaged in the JEDEC standard 44-pin
TSOP Type II and 48-pin Mini BGA (6mm x 8mm).
A0-A18
Decoder
Memory
Lower IO
Array-
512Kx8
ECC
Array-
512K
x4
Memory
Upper IO
Array-
512Kx8
ECC
Array-
512K
x4
IO0-7
IO8-15
8
8 8 12
8
I/O Data
Circuit
8
ECC
12
ECC
48
Column I/O
4
/CE
/OE Control
/WE Circuit
/UB
/LB
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com 1
Rev. A
02/20/2013

1 Page





ページ 合計 : 19 ページ
PDF
ダウンロード
[ IS61WV51216EDBLL.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
IS61WV51216EDBLL

512K x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM

ISSI
ISSI

www.DataSheet.jp    |   2019   |  メール    |   最新    |   Sitemap