No Preview Available !
User Defined Fault Protection and
Detection, 0.8 pC QINJ, Triple SPDT
User defined supplies set overvoltage level
Overvoltage protection up to −55 V and +55 V
Power-off protection up to −55 V and +55 V
Overvoltage detection on source pins
Minimum secondary supply level: 4.5 V single-supply
Interrupt flags indicate fault status
Low charge injection (QINJ): 0.8 pC
Low drain/source on capacitance: 10 pF
Latch-up immune under any circumstance
Known state without digital inputs present
VSS to VDD analog signal range
±5 V to ±22 V dual supply operation
8 V to 44 V single-supply operation
Fully specified at ±15 V, ±20 V, +12 V, and +36 V
Analog input/output modules
Process control/distributed control systems
Automatic test equipment
The ADG5243F comprises three independently selectable, single-
pole/double-throw (SPDT) switches. All channels exhibit break-
before-make switching action that prevents momentary shorting
when switching channels. An EN input enables or disables the
device. When disabled, all channels are switched off. Each switch
conducts equally well in both directions when on, and each
switch has an input signal range that extends to the supplies.
The primary supply voltages define the on-resistance profile,
whereas the secondary supply voltages define the voltage level at
which the overvoltage protection engages.
When no power supplies are present, the channel remains in the
off condition, and the switch inputs are high impedance. Under
normal operating conditions, if the analog input signal levels on
any Sx pin exceed the positive fault voltage (POSFV) or the
negative fault voltage (NEGFV) by a threshold voltage (VT), the
channel turns off and that Sx pin becomes high impedance. If
the switch is selected to be on, then the drain pin is pulled to the
secondary supply voltage that was exceeded. Input signal levels up
to −55 V or +55 V relative to ground are blocked, in both the
powered and unpowered conditions.
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for itsuse,nor foranyinfringementsofpatentsor other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
FUNCTIONAL BLOCK DIAGRAM
1. SWITCHES SHOWN FOR INPUT LOGIC 1.
The low capacitance and charge injection of these switches
make them ideal solutions for data acquisition and sample-and-
hold applications, where low glitch switching and fast settling
times are required.
Note that, throughout this data sheet, multifunction pins, such
as IN1/F1, are referred to either by the entire pin name or by a
single function of the pin, for example, IN1, when only that
function is relevant.
1. The source pins are protected against voltages greater than
the secondary supply rails, up to −55 V and +55 V.
2. The source pins are protected against voltages between
−55 V and +55 V in an unpowered state.
3. Overvoltage detection with the digital output indicates the
operating state of the switches.
4. Trench isolation guards against latch-up.
5. Optimized for low charge injection and on-capacitance.
6. The ADG5243F can be operated from a dual supply of ±5 V
to ±22 V or a single power supply of 8 V to 44 V.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
©2015 Analog Devices, Inc. All rights reserved.
No Preview Available !
www.DataSheet.jp | 2020 | メール | 最新 | Sitemap