DataSheet.jp

AD6672 PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 AD6672
部品説明 IF Receiver
メーカ Analog Devices
ロゴ Analog Devices ロゴ 



Total 30 pages
		

No Preview Available !

AD6672 Datasheet, AD6672 PDF,ピン配置, 機能
Data Sheet
FEATURES
11-bit, 250 MSPS output data rate
Performance with NSR enabled
SNR: 75.2 dBFS in a 55 MHz band to 185 MHz at 250 MSPS
SNR: 72.8 dBFS in an 82 MHz band to 185 MHz at 250 MSPS
Performance with NSR disabled
SNR: 66.4 dBFS up to 185 MHz at 250 MSPS
SFDR: 87 dBc up to 185 MHz at 250 MSPS
Total power consumption: 358 mW at 250 MSPS
1.8 V supply voltages
LVDS (ANSI-644 levels) outputs
Integer 1-to-8 input clock divider (625 MHz maximum input)
Internal ADC voltage reference
Flexible analog input range
1.4 V p-p to 2.0 V p-p (1.75 V p-p nominal)
Serial port control
Energy saving power-down modes
APPLICATIONS
Communications
Diversity radio and smart antenna (MIMO) systems
Multimode digital receivers (3G)
WCDMA, LTE, CDMA2000
WiMAX, TD-SCDMA
I/Q demodulation systems
General-purpose software radios
IF Receiver
AD6672
GENERAL DESCRIPTION
The AD6672 is an 11-bit intermediate receiver with sampling
speeds of up to 250 MSPS. The AD6672 is designed to support
communications applications, where low cost, small size, wide
bandwidth, and versatility are desired.
The ADC core features a multistage, differential pipelined
architecture with integrated output error correction logic. The
ADC features wide bandwidth inputs supporting a variety of
user-selectable input ranges. An integrated voltage reference
eases design considerations. A duty cycle stabilizer is provided
to compensate for variations in the ADC clock duty cycle,
allowing the converters to maintain excellent performance.
The ADC core output is connected internally to a noise shaping
requantizer (NSR) block. The device supports two output modes
that are selectable via the serial port interface (SPI). With the
NSR feature enabled, the outputs of the ADCs are processed such
that the AD6672 supports enhanced SNR performance within a
limited region of the Nyquist bandwidth while maintaining an
11-bit output resolution. The NSR block is programmed to provide
a bandwidth of up to 33% of the sample clock. For example, with
a sample clock rate of 250 MSPS, the AD6672 can achieve up to
73.6 dBFS SNR for an 82 MHz bandwidth at 185 MHz fIN.
With the NSR block disabled, the ADC data is provided directly
to the output with an output resolution of 11 bits. The AD6672
can achieve up to 66.6 dBFS SNR for the entire Nyquist bandwidth
when operated in this mode.
AVDD
FUNCTIONAL BLOCK DIAGRAM
AGND
DRVDD
VIN+
VIN–
VCM
PIPELINE
ADC
14 NOISE SHAPED 11
REQUANTIZER
(NSR)
REFERENCE
AD6672
SERIAL PORT
DATA
MULITIPLEXER
AND
LVDS DRIVERS
1-TO-8
CLOCK
DIVIDER
DCO±
0/D0±
D9±/D10±
OR±
SCLK SDIO CSB
Figure 1.
CLK+ CLK–
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2011–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com

1 Page





ページ 合計 : 30 ページ
PDF
ダウンロード
[ AD6672.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
AD667

Microprocessor-Compatible 12-Bit D/A Converter

Analog Devices
Analog Devices
AD6672

IF Receiver

Analog Devices
Analog Devices
AD6673

Dual IF Receiver

Analog Devices
Analog Devices
AD6674

385 MHz BW IF Diversity Receiver

Analog Devices
Analog Devices

www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap