|
Si5317 の電気的特性と機能
|
Si5317のメーカーはSilicon Laboratoriesです、この部品の機能は「PIN-CONTROLLED 1-711 MHZ JITTER CLEANING CLOCK」です。 |
|
|
製品の詳細 ( Datasheet PDF )
| 部品番号 Si5317 |
| 部品説明 PIN-CONTROLLED 1-711 MHZ JITTER CLEANING CLOCK |
| メーカ Silicon Laboratories |
ロゴ |
このページの下部にプレビューとSi5317ダウンロード（pdfファイル）リンクがあります。 Total 30 pages |
No Preview Available ! |
Si5317
PIN-CONTROLLED 1–711 MHZ JITTER CLEANING CLOCK
Features
Provides jitter attenuation for any clock Selectable output clock signal
frequency
format: LVPECL, LVDS, CML or
One clock input / two clock outputs
CMOS
Input/output frequency range:
Single supply: 1.8, 2.5, or 3.3 V
1–711 MHz
Loss of lock and loss of signal
Ultra low jitter: 300 fs
alarms
(12 kHz–20 MHz) typical
VCO freeze during LOS/LOL
Simple pin control interface
On-chip voltage regulator with high
Selectable loop bandwidth for jitter
PSRR
attenuation: 60 Hz–8.4 kHz
Small size: 6 x 6 mm, 36-QFN
Meets OC-192 GR-253-CORE jitter Wide temperature range: –40 to
specifications
+85 ºC
Applications
Data converter clocking
Wireless infrastructure
Networking, SONET/SDH
Switches and routers
Medical instrumentation
Test and measurement
Description
The Si5317 is a flexible 1:1 jitter cleaning clock for high-performance applications
that require jitter attenuation without clock multiplication. The Si5317 accepts a
single clock input ranging from 1 to 711 MHz and generates two low jitter clock
outputs at the same frequency. The clock frequency range and loop bandwidth are
selectable from a simple look-up table. The Si5317 is based on Silicon
Laboratories' 3rd-generation DSPLL® technology, which provides jitter attenuation
on any frequency in a highly integrated PLL solution that eliminates the need for
external VCXO and loop filter components. The DSPLL loop bandwidth is user
selectable, providing jitter performance optimization at the application level.
Functional Block Diagram
Ordering Information:
See page 40.
Pin Assignments
Rev. 1.1 4/11
Copyright © 2011 by Silicon Laboratories
Si5317
1 Page
TABLE OF CONTENTS
Si5317
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
1.1. Three-Level (3L) Input Pins (No External Resistors) . . . . . . . . . . . . . . . . . . . . . . . . .9
1.2. Three-Level Input Pins (Example with External Resistors) . . . . . . . . . . . . . . . . . . . . .9
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
2.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
3. Frequency Plan Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.1. Frequency Range Plan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.2. Output Skew Adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.3. PLL Self-Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
3.4. Alarms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
3.5. VCO Freeze . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
3.6. PLL Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
4. High-Speed I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
4.1. Input Clock Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
4.2. Output Clock Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
5. Crystal/Reference Clock Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
5.1. Crystal/Reference Clock Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
6. Power Supply Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
7. Typical Phase Noise Plots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
7.1. Example: SONET OC-192 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
8. Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
9. Pin Descriptions: Si5317 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36
10. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
11. Package Outline: 36-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41
12. Recommended PCB Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42
13. Si5317 Device Top Mark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
Rev. 1.1
3
3Pages
Si5317
Table 2. DC Characteristics (Continued)
(VDD = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 ºC)
Parameter
Symbol
Test Condition
Min Typ Max Units
Input Voltage High
VIH
Input Low Current
Input High Current
Weak Internal Input Pull-up
Resistor
IIL
IIH
RPUP
VDD = 1.89 V
VDD = 2.25 V
VDD = 3.63 V
1.4 —
1.8 —
2.5 —
——
——
— 75
—
—
—
50
50
—
V
V
V
μA
μA
k
Weak Internal Input
Pull-down Resistor
RPDN
— 75 —
k
3-Level Input Pins
Input Voltage Low
Input Voltage Mid
Input Voltage High
Input Low Current
Input Mid Current
Input High Current
VILL
VIMM
VIHH
IILL2
IIMM2
IIHH2
— — 0.15 x VDD
0.45 x VDD — 0.55 x VDD
0.85 x VDD —
—
–20 —
—
–2 —
2
— — 20
V
V
V
μA
μA
μA
Notes:
1. LVPECL outputs require VDD > 2.25 V.
2. This is the amount of leakage that the 3L inputs can tolerate from an external driver. See Figure 3 on page 9. In most
designs, an external resistor voltage divider is recommended.
3. No overshoot or undershoot.
6 Rev. 1.1
6 Page
合計 : 30 ページ |
| PDF ダウンロード [ Si5317 データシート.PDF ] |
|
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
|
|
| 部品番号 | 部品説明 | メーカ |
| SI531 | (SI530 / SI531) CRYSTAL OSCILLATOR | Silicon Laboratories |
| SI53102-A1 | FAN-OUT CLOCK BUFFER | Silicon Laboratories |
| SI53102-A2 | FAN-OUT CLOCK BUFFER | Silicon Laboratories |
| SI53102-A3 | FAN-OUT CLOCK BUFFER | Silicon Laboratories |