|
QS532807 の電気的特性と機能
|
QS532807のメーカーはIntegrated Device Technologyです、この部品の機能は「GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER」です。 |
|
|
製品の詳細 ( Datasheet PDF )
| 部品番号 QS532807 |
| 部品説明 GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER |
| メーカ Integrated Device Technology |
ロゴ |
このページの下部にプレビューとQS532807ダウンロード（pdfファイル）リンクがあります。 Total 6 pages |
No Preview Available ! |
QS532807
3.3V GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
GUARANTEED LOW SKEW
CMOS CLOCK
DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
QS532807
FEATURES:
− JEDEC compatible LVTTL level
− 10 low skew clock outputs
− Clock input is 5V tolerant
− Pinout and function compatible with QS5807
− 25Ω on-chip resistors available for low noise
− Input hysteresis for better noise margin
− Guaranteed low skew:
• 0.35ns output skew (same bank)
• 0.6ns output skew (different bank)
• 0.75ns part-to-part skew
− Available in QSOP and SOIC packages
DESCRIPTION:
The QS532807 clock driver/buffer circuit can be used for clock
buffering schemes where low skew is a key parameter. The QS532807
offers ten non-inverting outputs. Designed in IDT's proprietary QCMOS
process, these devices provide low propagation delay buffering with on-
chip skew of 0.35ns for same-transition, same bank signals. The
QS532807 has on-chip series termination resistors for lower noise clock
signals. The QS532807 series resistor version is recommended for
driving unterminated lines with capacitive loading and other noise
sensitive clock distribution circuits. These clock buffer products are
designed for use in high-performance workstations, embedded and
personal computing systems. Several devices can be used in parallel
or scattered throughout a system for guaranteed low skew, system-wide
clock distribution networks.
FUNCTIONAL BLOCK DIAGRAM
www.DataSheet4U.com
IN
INDUSTRIAL TEMPERATURE RANGE
c 1999 Integrated Device Technology, Inc.
1
O1
O2
O3
O4
O5
O6
O7
O8
O9
O 10
SEPTEMBER 2000
DSC - 5848
1 Page
QS532807
3.3V GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: TA = -40°C to +85°C, VCC = 3.3V ± 0.3V
Symbol
VIH
VIL
VIC
VOH
Parameter
Input HIGH Voltage
Input LOW Voltage
Clamp Diode Voltage (3)
Output HIGH Voltage
VOL Output LOW Voltage
IIN
IOFF
IOS
IODH
IODL
∆VT
ROUT
Input Leakage Current
Input Power Off Leakage
Short Circuit Current (2,3)
Output HIGH Current
Output LOW Current
Input Hysteresis
Output Resistance (4)
Test Conditions
Guaranteed Logic HIGH for All Inputs
Guaranteed Logic LOW for All Inputs
Vcc = Min., IIN = -18mA
Vcc = Min., IOH = -100µA
Vcc = Min., IOH = -8mA
Vcc = Min., IOL = 100µA
Vcc = Min., IOL = 6mA
Vcc = Min., IOL = 8mA
Vcc = Max., VIN = VCC or GND
Vcc = 0V, VIN = VCC or GND
Vcc = Max., VOUT = GND
Vcc = 3.3V, VIN = VIH or VIL, VO = 1.5V
Vcc = 3.3V, VIN = VIH or VIL, VO = 1.5V
VTLH - VTHL for All Inputs
Vcc = Min., IOL = 12mA
Min.
2
–0.5
—
Vcc - 0.2
2.4
—
—
—
—
—
–60
–50
50
—
—
Typ.(1)
1.7
—
–0.7
—
—
—
—
—
—
—
–195
–80
112
0.2
28
NOTES:
1. Typical values are at VCC = 3.3V, TA = 25°C.
2. Not more than one output should be used to test this high power condition. Duration is less than one second.
3. Guaranteed by design but not tested.
4. Output resistance represents the total output impedance of the logic device and includes added series termination resistance.
Max.
5.5
0.8
–1.2
—
—
0.2
0.4
0.5
±1
±1
—
–200
200
—
—
Unit
V
V
V
V
V
µA
µA
mA
mA
mA
V
Ω
POWER SUPPLY CHARACTERISTICS
Symbol
Parameter
www.DICaCtaSheet4QUu.iecsocment Power Supply Current
∆ICC Supply Current per Input HIGH
ICCD Dynamic Power Supply Current per Output (1)
IC Total Power Supply Current Examples (1,3)
Test Conditions
VCC = Max., VIN = GND or Vcc
VCC = Max., VIN = 3V
Input toggling at 50% duty cycle
VCC = Max., outputs Enabled
VCC = Max.,
Input at 50% duty cycle
fI = 10MHz
VCC = Max.,
Input at 50% duty cycle
fI = 2.5MHz
VIN = GND or Vcc
VIN = GND or Vcc
NOTES:
1. Guaranteed by design but not tested. CL = 0pF.
2. Typical values are for reference only. Conditions are VCC = 3.3V, TA = 25°C.
3. IC = ICC + (∆ICC)(DH)(NT) + ICCD (fO)(NO)
where:
DH = Input Duty Cycle
NT = Number of TTL HIGH inputs at DH (one)
fO = Output Frequency
NO = Number of outputs at fO (ten)
Typ. (2)
0.01
0.1
60
6
Max. Unit
100 µA
30 µA
90 µA/MHz
10 mA
1.5 3
3
3Pages
QS532807
3.3V GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
ORDERING INFORMATION
QS XXXX
Device Type
X
Package
INDUSTRIALTEMPERATURERANGE
SO Small Outline IC (300 mil) (SO20-2)
Q Quarter-size Small Outline Package (SO20-8)
532807 Guaranteed Low Skew CMOS Clock Driver/Buffer
www.DataSheet4U.com
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.
6
6 Page
合計 : 6 ページ |
| PDF ダウンロード [ QS532807 データシート.PDF ] |
|
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
|
|
| 部品番号 | 部品説明 | メーカ |
| QS532805 | GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER | Integrated Device Technology |
| QS532805A | GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER | Integrated Device Technology |
| QS532805B | GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER | Integrated Device Technology |
| QS532806 | Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer | Integrated Device Technology |