|
4014BT の電気的特性と機能
|
4014BTのメーカーはNXP Semiconductorsです、この部品の機能は「HEF4014B」です。 |
|
|
製品の詳細 ( Datasheet PDF )
| 部品番号 4014BT |
| 部品説明 HEF4014B |
| メーカ NXP Semiconductors |
ロゴ |
このページの下部にプレビューと4014BTダウンロード（pdfファイル）リンクがあります。 Total 13 pages |
No Preview Available ! |
HEF4014B
8-bit static shift register
Rev. 9 — 21 March 2016
Product data sheet
1. General description
The HEF4014B is a fully synchronous edge-triggered 8-bit static shift register with eight
synchronous parallel inputs (D0 to D7), a synchronous serial data input (DS), a
synchronous parallel enable input (PE), a LOW-to-HIGH edge-triggered clock input (CP)
and buffered parallel outputs from the last three stages (Q5 to Q7).
Operation is synchronous and the device is edge-triggered on the LOW-to-HIGH
transition of CP. Each register stage is of a D-type master-slave flip-flop type. When PE is
HIGH, data is loaded into the register from D0 to D7 on the LOW-to-HIGH transition of CP.
When PE is LOW, data is shifted to the first position from DS, and all the data in the
register is shifted one position to the right on the LOW-to-HIGH transition of CP. The clock
input’s Schmitt trigger action makes it highly tolerant of slower clock rise and fall times.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.
2. Features and benefits
Tolerant of slow clock rise and fall times
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from 40 C to +85 C
Complies with JEDEC standard JESD 13-B
3. Applications
Parallel-to-serial converter
Serial data queueing
General purpose register
4. Ordering information
Table 1. Ordering information
All types operate from 40 C to +85 C
Type number Package
Name Description
HEF4014BT
SO16
plastic small outline package; 16 leads; body width 3.9 mm
Version
SOT109-1
1 Page
NXP Semiconductors
HEF4014B
8-bit static shift register
6. Pinning information
6.1 Pinning
Fig 3. Pin configuration SO16
+()%
'
4
4
'
'
'
'
966
9''
'
'
'
4
'6
&3
3(
DDH
6.2 Pin description
Table 2. Pin description
Symbol
Q5 to Q7
D0 to D7
VSS
PE
CP
DS
VDD
Pin
2, 12, 3
7, 6, 5, 4, 13, 14, 15, 1
8
9
10
11
16
Description
output
parallel data input
ground supply voltage
parallel enable input
clock input (LOW-to-HIGH edge-triggered)
serial data input
supply voltage
HEF4014B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 9 — 21 March 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
3 of 13
3Pages
NXP Semiconductors
HEF4014B
8-bit static shift register
11. Dynamic characteristics
Table 7. Dynamic characteristics
Tamb = 25 C; VSS = 0 V.
Symbol Parameter
Conditions
tPHL HIGH to LOW
CP to Qn;
propagation delay see Figure 4
VDD
5V
10 V
15 V
tPLH LOW to HIGH
CP to Qn;
5V
propagation delay see Figure 4 10 V
15 V
tt
transition time
Qn output;
5V
see Figure 4 10 V
15 V
tW pulse width
CP input;
minimum width;
see Figure 5
5V
10 V
15 V
tsu set-up time
PE CP;
see Figure 5
5V
10 V
15 V
DS CP;
see Figure 5
5V
10 V
15 V
Dn CP;
see Figure 5
5V
10 V
15 V
th hold time
PE CP;
see Figure 5
5V
10 V
15 V
DS CP;
see Figure 5
5V
10 V
15 V
Dn CP;
see Figure 5
5V
10 V
15 V
fclk(max) maximum clock
frequency
see Figure 5
5V
10 V
15 V
Extrapolation formula[1]
103 ns + (0.55 ns/pF)CL
44 ns + (0.23 ns/pF)CL
32 ns + (0.16 ns/pF)CL
88 ns + (0.55 ns/pF)CL
39 ns + (0.23 ns/pF)CL
32 ns + (0.16 ns/pF)CL
[2] 10 ns + (1.00 ns/pF)CL
9 ns + (0.42 ns/pF)CL
6 ns + (0.28 ns/pF)CL
Min Typ Max Unit
- 130 260 ns
- 55 110 ns
- 40 80 ns
- 115 230 ns
- 50 100 ns
- 40 80 ns
- 60 120 ns
- 30 60 ns
- 20 40 ns
70 35
- ns
30 15
- ns
24 12
- ns
40 10
- ns
25 5
- ns
15 0
- ns
+35 5
- ns
+25 5
- ns
25 0
- ns
+35 5
- ns
+25 5
- ns
25 0
- ns
+25 5
- ns
20 0
- ns
15 0
- ns
30 15
- ns
20 10
- ns
15 7
- ns
30 15
- ns
20 10
- ns
15 7
- ns
6 13 - MHz
15 30
- MHz
20 40
- MHz
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).
[2] tt is the same as tTHL and tTLH.
HEF4014B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 9 — 21 March 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
6 of 13
6 Page
合計 : 13 ページ |
| PDF ダウンロード [ 4014BT データシート.PDF ] |
|
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
|
|
| 部品番号 | 部品説明 | メーカ |
| 4014BT | HEF4014B | NXP Semiconductors |