DataSheet.jp

DM9106 の電気的特性と機能

DM9106のメーカーはDAVICOMです、この部品の機能は「10/100 Mbps 3-port Ethernet Switch Controller」です。


製品の詳細 ( Datasheet PDF )

部品番号
DM9106
部品説明
10/100 Mbps 3-port Ethernet Switch Controller
メーカ
DAVICOM
ロゴ

DAVICOM ロゴ 




このページの下部にプレビューとDM9106ダウンロード(pdfファイル)リンクがあります。


Total 30 pages
scroll

No Preview Available !

DM9106 Datasheet, DM9106 PDF,ピン配置, 機能
DAVICOM Semiconductor, Inc.
DM9106
10/100 Mbps 3-port Ethernet Switch Controller
with PCI Interface
DATA SHEET
Preliminary
Version: DM9106-DS-P01
July 9, 2009

1 Page





DM9106 pdf, ピン配列
DM9106
3-port switch with PCI Interface
6.1.6 Memory Mapped Base Address (xxxxxx14H - PCIMEM).................................................................... 21
6.1.7 Subsystem Identification (xxxxxx2cH - PCISID).................................................................................. 22
6.1.8 Capabilities Pointer (xxxxxx34H - Cap _Ptr) ....................................................................................... 22
6.1.9 Interrupt & Latency Configuration (xxxxxx3cH - PCIINT) .................................................................... 22
6.1.10 Device Specific Configuration Register (xxxxxx40H- PCIUSR) ........................................................ 22
6.1.11 Power Management Register (xxxxxx50H~PCIPMR) ....................................................................... 23
6.1.12 Power Management Control/Status (xxxxxx54H~PMCSR)............................................................... 24
6.2 PCI CONTROL AND STATUS REGISTERS (CR) ................................................................................................ 25
6.2.1 System Control Register (CR0) ........................................................................................................... 26
6.2.2 Transmit Descriptor Poll Demand (CR1) ............................................................................................. 26
6.2.3 Receive Descriptor Poll Demand (CR2) .............................................................................................. 26
6.2.4 Receive Descriptor Base Address (CR3) ............................................................................................ 27
6.2.5 Transmit Descriptor Base Address (CR4) ........................................................................................... 27
6.2.6 Network Status Report Register (CR5) ............................................................................................... 27
6.2.7 Network Operation Mode Register (CR6)............................................................................................ 29
6.2.8 Interrupt Mask Register (CR7)............................................................................................................. 31
6.2.9 Reserved (CR8) ................................................................................................................................... 32
6.2.10 Management Access Register (CR9) ................................................................................................ 32
6.2.11 Reserved (CR10) ............................................................................................................................... 33
6.2.12 Reserved (CR11) ............................................................................................................................... 33
6.2.13 Reserved (CR12) ............................................................................................................................... 33
6.2.14 (Reserved CR13) ............................................................................................................................... 33
6.2.15 (Reserved CR14) ............................................................................................................................... 33
6.2.16 Checksum Offload Control Register (CR15) ..................................................................................... 33
6.12.17 Switch Control Register (CR16)....................................................................................................... 33
6.2.18 Per Port Index Register (CR17)......................................................................................................... 34
6.2.19 Per Port Control Register (CR18) ...................................................................................................... 34
6.2.20 Per Port Status Data Register (CR19) ............................................................................................ 37
6.2.21 Per Port VLAN Tag Byte Register (CR20)......................................................................................... 39
6.2.22 Per Port MIB counter Index Register (CR21).................................................................................. 40
6.2.23 MIB counter Data Register (CR22).................................................................................................... 41
6.2.24 VLAN priority Map Register (CR23)................................................................................................... 41
6.2.25 Ethernet Address Data 1,2 Register (CR22,CR23)...................................................................... 42
6.2.26 Port-based VLAN mapping table register 0 (CR24) .......................................................................... 42
Preliminary datasheet
DM9106-DS-P01
July 9, 2009
3


3Pages


DM9106 電子部品, 半導体
DM9106
3-port switch with PCI Interface
9.3.4 Management Interface - Read Frame Structure.................................................................................. 78
9.3.5 Management Interface - Write Frame Structure .................................................................................. 78
9.4 INTERNAL PHY FUNCTIONS ............................................................................................................................ 79
9.4.1 100Base-TX Operation ........................................................................................................................ 79
9.4.1.1 4B5B Encoder................................................................................................................................... 79
9.4.1.2 Scrambler.......................................................................................................................................... 79
9.4.1.3 Parallel to Serial Converter............................................................................................................... 79
9.4.1.4 NRZ to NRZI Encoder....................................................................................................................... 79
9.4.1.5 MLT-3 Converter............................................................................................................................... 79
9.4.1.6 MLT-3 Driver ..................................................................................................................................... 79
9.4.1.7 4B5B Code Group ............................................................................................................................ 80
9.4.2 100Base-TX Receiver.......................................................................................................................... 81
9.4.2.1 Signal Detect..................................................................................................................................... 81
9.4.2.2 Adaptive Equalization ....................................................................................................................... 81
9.4.2.3 MLT-3 to NRZI Decoder ................................................................................................................... 81
9.4.2.4 Clock Recovery Module.................................................................................................................... 81
9.4.2.5 NRZI to NRZ ..................................................................................................................................... 81
9.4.2.6 Serial to Parallel................................................................................................................................ 81
9.4.2.7 Descrambler...................................................................................................................................... 81
9.4.2.8 Code Group Alignment ..................................................................................................................... 82
9.4.2.9 4B5B Decoder................................................................................................................................... 82
9.4.3 10Base-T Operation ............................................................................................................................ 82
9.4.4 Collision Detection ............................................................................................................................... 82
9.4.5 Carrier Sense....................................................................................................................................... 82
9.4.6 Auto-Negotiation .................................................................................................................................. 82
9.5 AUTO MDIX HP AUTO-MDIX FUNCTIONAL DESCRIPTION ............................................................................... 82
10. DC AND AC ELECTRICAL CHARACTERISTICS......................................................... 84
10.1 ABSOLUTE MAXIMUM RATINGS .................................................................................................................. 84
10.2 OPERATING CONDITIONS ........................................................................................................................ 84
10.3 DC ELECTRICAL CHARACTERISTICS........................................................................................................ 85
10.3 AC CHARACTERISTICS ................................................................................................................................. 86
10.3.1 PCI Clock Specifications Timing........................................................................................................ 86
10.3.2 Power On Reset Timing..................................................................................................................... 86
6 Preliminary datasheet
DM9106-DS-P01
July 9, 2009

6 Page

合計 : 30 ページ
PDF ダウンロード

[ DM9106 データシート.PDF ]

データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。

scroll


部品番号部品説明メーカ
DM9101

10/100Mbps Ethernet Physical Layer Single Chip Transceiver

DAVICOM
DAVICOM
DM9102A

Single Chip Fast Ethernet NIC controller

DAVICOM
DAVICOM
DM9102D

SINGLE CHIP FAST ETHEMET NIC CONTROLLER

DAVICOM
DAVICOM
DM9102H

Single Chip Fast Ethernet NIC Controller

DAVICOM
DAVICOM

www.DataSheet.jp     

|     2020   |  メール    |

    最新        |     Sitemap